参数资料
型号: VTERB-BLK-E3-UT4
厂商: Lattice Semiconductor Corporation
文件页数: 22/34页
文件大小: 0K
描述: LICENSE BLK VITERBI DECODER ECP3
产品培训模块: LatticeECP3 Introduction
标准包装: 1
系列: *
其它名称: VTERBBLKE3UT4
Chapter 4:
IP Core Generation
This chapter provides information on how to generate the Block Viterbi Decoder IP core using the Diamond or isp-
LEVER software IPexpress tool, and how to include the core in a top-level design.
Licensing the IP Core
An IP core- and device-specific license is required to enable full, unrestricted use of the Block Viterbi Decoder IP
corein a complete, top-level design. Instructions on how to obtain licenses for Lattice IP cores are given at:
Users may download and generate the Block Viterbi Decoder IP core and fully evaluate the core through functional
simulation and implementation (synthesis, map, place and route) without an IP license. The Block Viterbi Decoder
IP corealso supports Lattice’s IP hardware evaluation capability, which makes it possible to create versions of the
IP core that operate in hardware for a limited time (approximately four hours) without requiring an IP license. See
“Hardware Evaluation” on page 27 for further details. However, a license is required to enable timing simulation, to
open the design in the Diamond or ispLEVER EPIC tool, and to generate bitstreams that do not include the hard-
ware evaluation timeout limitation.
Getting Started
The Block Viterbi Decoder IP core is available for download from Lattice’s IP server using the IPexpress tool. The
IP files are automatically installed using ispUPDATE technology in any customer-specified directory. After the IP
core has been installed, the IP core will be available in the IPexpress GUI dialog box shown in Figure 4-1 .
The IPexpress tool GUI dialog box for the Block Viterbi Decoder IP core is shown in Figure 4-1. To generate a spe-
cific IP core configuration the user specifies:
? Project Path – Path to the directory where the generated IP files will be loaded.
? File Name – “username” designation given to the generated IP core and corresponding folders and files.
? (Diamond) Module Output – Verilog or VHDL.
? (ispLEVER) Design Entry Type – Verilog HDL or VHDL.
? Device Family – Device family to which IP is to be targeted (e.g. LatticeSCM, Lattice ECP2M, LatticeECP3,
etc.). Only families that support the particular IP core are listed.
? Part Name – Specific targeted part within the selected device family.
IPUG32_02.7, June 2010
22
Block Viterbi Decoder User’s Guide
相关PDF资料
PDF描述
415-0030-048 CABLE SMA-SMA R/A PLUG 48" RG316
25ZLJ470M10X12.5 CAP ALUM 470UF 25V 20% RADIAL
415-0070-024 CABLE MMCX-SMA JACK RG-178 24"
415-0072-018 CABLE MMCX RA-SMA JACK RG178 18"
UUR1C101MCL1GS CAP ALUM 100UF 16V 20% SMD
相关代理商/技术参数
参数描述
VTERB-BLK-P2-U4 功能描述:编码器、解码器、复用器和解复用器 Block Viterbi Decoder RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量(输入/输出):2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray
VTERB-BLK-PM-U4 功能描述:开发软件 Blck Viterbi Decodr User Config RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
VTERB-BLK-SC-U4 功能描述:编码器、解码器、复用器和解复用器 Block Viterbi Decoder RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量(输入/输出):2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray
VTERB-BLK-X2-U4 功能描述:开发软件 Blck Viterbi Decodr User Config RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
VTERB-BLK-X2-UT4 功能描述:开发软件 VITERBI DECODER RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors