- 您现在的位置：买卖IC网 > PDF目录361765 > W132-10BX Ten Distributed-Output Clock Driver PDF资料下载
参数资料
| 型号： | W132-10BX |
| 英文描述： | Ten Distributed-Output Clock Driver |
| 中文描述： | 十分布式输出时钟驱动器 |
| 文件页数： | 6/13页 |
| 文件大小： | 151K |
| 代理商： | W132-10BX |
W134M/W134S
Document #: 38-07426 Rev. *A
Page 6 of 13
The control signals Mult0 and Mult1 can be used in two ways.
If they are changed during Power-down mode, then the Pow-
er-down transition timings determine the settling time of the
DRCG. However, the Mult0 and Mult1 control signals can also
be changed during Normal mode. When the Mult control sig-
nals are
“
hot swapped
”
in this manner, the Mult transition tim-
ings determine the settling time of the DRCG.
In Clock Stop mode, the clock source is on, but the output is
disabled (StopB asserted). The V
DDPD
reference input may
remain on or may be grounded during the Clk Stop mode. The
V
DDR
reference input must remain on during the Clock Stop
mode.
In Normal mode, the clock source is on, and the output is en-
abled.
Table 7
lists the control signals for each state.
Figure 5
shows the timing diagrams for the various transitions
between states, and
Table 8
specifies the latencies of each
state transition. Note that these transition latencies assume
the following:
Refclk input has settled and meets specification shown in
Table 13
.
Mult0, Mult1, S0 and S1 control signals are stable.
Table 7. Control Signals for Clock Source States
State
PwrDnB
0
1
1
StopB
X
0
1
Clock
Source
OFF
ON
ON
Output
Buffer
Ground
Disabled
Enabled
Power-down
Clock Stop
Normal
Timing Diagrams
Figure 5. State Transition Timing Diagrams
Figure 6. Multiply Transition Timing
t
POWERUP
t
POWERDN
t
STOP
t
ON
t
CLKON
t
CLKOFF
t
CLKSETL
PwrDnB
Clk/ClkB
Power-Down Exit and Entry
Output Enable Control
StopB
Clk/ClkB
Output clock
not specified
glitches may
occur
Clock enabled
and glitch free
Clock output settled within
50 ps of the phase before
disabled
t
MULT
Clk/ClkB
Mult0 and/or Mult1
相关PDF资料 |
PDF描述 |
|---|---|
| W132-09B | Nine Distributed-Output Clock Driver |
| W134MH | Miscellaneous Clock Generator |
| W134M | Direct Rambus Clock Generator |
| W134 | Clocks and Buffers |
| W137H | CPU System Clock Generator |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W132-10BXT | 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Buffer Single 25MHz to 140MHz 24-Pin TSSOP T/R 制造商:Rochester Electronics LLC 功能描述:CLK DRIVER - Tape and Reel |
| W132E13B | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:Discontinued |
| W132MPCX-1 | 制造商:Struthers-Dunn 功能描述: |
| W132MPCX-2 | 制造商:Struthers-Dunn 功能描述: |
| W132MPCX-3 | 制造商:Struthers-Dunn 功能描述: |
发布紧急采购，3分钟左右您将得到回复。