- 您现在的位置：买卖IC网 > PDF目录276898 > W39L020Q-70Z (WINBOND ELECTRONICS CORP) 256K X 8 FLASH 3.3V PROM, 70 ns, PDSO32 PDF资料下载
参数资料
| 型号： | W39L020Q-70Z |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 256K X 8 FLASH 3.3V PROM, 70 ns, PDSO32 |
| 封装： | 8 X 14 MM, LEAD FREE, STSOP-32 |
| 文件页数： | 28/29页 |
| 文件大小： | 294K |
| 代理商： | W39L020Q-70Z |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页
W39L020
- 8 -
6.3 Command Definitions
Device operations are selected by writing specific address and data sequences into the command
register. Writing incorrect address and data values or writing them in the improper sequence will reset
the device to the read mode. "Command Definitions" defines the valid register command sequences.
6.3.1
Read Command
The device will automatically power-up in the read state. In this case, a command sequence is not
required to read data. Standard microprocessor read cycles will retrieve array data. This default value
ensures that no spurious alteration of the memory content occurs during the power transition.
The device will automatically returns to read state after completing an Embedded Program or
Embedded Erase algorithm.
Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.
6.3.2
Auto-select Command
Flash memories are intended for use in applications where the local CPU can alter memory contents.
As such, manufacture and device codes must be accessible while the device resides in the target
system. PROM programmers typically access the signature codes by raising A9 to a high voltage.
However, multiplexing high voltage onto the address lines is not generally a desirable system design
practice.
The device contains an auto-select command operation to supplement traditional PROM programming
methodology. The operation is initiated by writing the auto-select command sequence into the
command register. Following the command write, a read cycle from address XX00H retrieves the
manufacture code of DAH. A read cycle from address XX01H returns the device code (W39L020 =
B5hex).
To terminate the operation, it is necessary to write the auto-select exit command sequence into the
register.
6.3.3
Byte Program Command
The device is programmed on a byte-by-byte basis. Programming is a four-bus-cycle operation. The
program command sequence is initiated by writing two "unlock" write cycles, followed by the program
set-up command. The program address and data are written next, which in turn initiate the Embedded
program algorithm. Addresses are latched on the falling edge of #CE or #WE, whichever happens later
and the data is latched on the rising edge of #CE or #WE, whichever happens first. The rising edge of
#CE or #WE (whichever happens first) begins programming using the Embedded Program Algorithm.
Upon executing the algorithm, the system is not required to provide further controls or timings. The
device will automatically provide adequate internally generated program pulses and verify the
programmed cell margin.
The automatic programming operation is completed when the data on DQ7 (also used as Data Polling)
is equivalent to the data written to this bit at which time the device returns to the read mode and
addresses are no longer latched (see "Hardware Sequence Flags"). Therefore, the device requires that
a valid address to the device be supplied by the system at this particular instance of time for Data
Polling operations. Data Polling must be performed at the memory location which is being
programmed.
Any commands written to the chip during the Embedded Program Algorithm will be ignored. If a
hardware reset occurs during the programming operation, the data at that particular location will be
corrupted.
Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot
be programmed back to a "1". Attempting to program 0 back to 1, the toggle bit will stop toggling. Only
erase operations can convert "0"s to "1"s.
Refer to the Programming Command Flow Chart using typical command strings and bus operations.
相关PDF资料 |
PDF描述 |
|---|---|
| WS512K32-70CJI | 512K X 8 MULTI DEVICE SRAM MODULE, 70 ns, CQCC68 |
| WWB101ES40 | 512K X 16 MULTI DEVICE SRAM CARD, 200 ns, XMA68 |
| WMYP64K36V-8TQMA | 64K X 36 CACHE SRAM, 8 ns, CQFP100 |
| WMS512K8B-25FIEA | 512K X 8 STANDARD SRAM, 25 ns, CDFP36 |
| WMS512K8B-17DECE | 512K X 8 STANDARD SRAM, 17 ns, CDSO32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W39L020Q-90 | 制造商:WINBOND 制造商全称:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY |
| W39L020Q-90B | 制造商:WINBOND 制造商全称:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY |
| W39L020T-70 | 制造商:WINBOND 制造商全称:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY |
| W39L020T-70B | 制造商:WINBOND 制造商全称:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY |
| W39L020T-90 | 制造商:WINBOND 制造商全称:Winbond 功能描述:128K X 8 CMOS FLASH MEMORY |
发布紧急采购，3分钟左右您将得到回复。