参数资料
型号: W3E32M64SA-266BM
厂商: MICROSEMI CORP-PMG MICROELECTRONICS
元件分类: DRAM
英文描述: 32M X 64 DDR DRAM, 0.75 ns, PBGA219
封装: 25 X 25 MM, PLASTIC, BGA-219
文件页数: 1/17页
文件大小: 701K
代理商: W3E32M64SA-266BM
W3E32M64SA-XBX
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
December 2007
Rev. 1
32Mx64 DDR SDRAM
FEATURES
DDR SDRAM rate = 200, 250, 266, 333Mb/s
Package:
219 Plastic Ball Grid Array (PBGA),
25mm x 25mm, 625mm2
2.5V ±0.2V core power supply
2.5V I/O (SSTL_2 compatible)
Differential clock inputs (CK and CK#)
Commands entered on each positive CK edge
Internal pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
Programmable Burst length: 2,4 or 8
Bidirectional data strobe (DQS) transmitted/
received with data, i.e., source-synchronous data
capture (one per byte)
DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
DLL to align DQ and DQS transitions with CLK
Four internal banks for concurrent operation
Data mask (DM) pins for masking write data
(one per byte)
Programmable IOL/IOH option
Auto precharge option
Auto Refresh and Self Refresh Modes
Commercial, Industrial and Military
TemperatureRanges
Organized as 32M x 64
User congurable as 2x32Mx32 or 4x32Mx16
Direct update from 16M x 64 DDR SDRAM
Weight: W3E32M64S-XBX - 2.5 grams typical
* This product subject to change without notice.
BENEFITS
41% SPACE SAVINGS vs. TSOP
Reduced part count
Reduced trace lengths for lower parasitic
capacitance
Suitable for hi-reliability applications
Laminate interposer for optimum TCE match
GENERAL DESCRIPTION
The 256MByte (2Gb) DDR SDRAM is a high-speed CMOS,
dynamic random-access, memory using 4 chips containing
536,870,912 bits. Each chip is internally configured as a
quad-bank DRAM.
The 256MB DDR SDRAM uses a double data rate
architecture to achieve high-speed operation. The
double data rate architecture is essentially a 2n-prefetch
architecture with an interface designed to transfer two data
words per clock cycle at the I/O pins. A single read or write
access for the 256MB DDR SDRAM effectively consists of
a single 2n-bit wide, one-clock-cycle data transfer at the
internal DRAM core and two corresponding n-bit wide,
one-half-clock-cycle data transfers at the I/O pins.
A bi-directional data strobe (DQS) is transmitted externally,
along with data, for use in data capture at the receiver.
strobe transmitted by the DDR SDRAM during READs and
by the memory controller during WRITEs. DQS is edge-
aligned with data for READs and center-aligned with data
for WRITEs. Each chip has two data strobes, one for the
lower byte and one for the upper byte.
The 256MB DDR SDRAM operates from a differential clock
(CK and CK#); the crossing of CK going HIGH and CK#
going LOW will be referred to as the positive edge of CK.
Commands (address and control signals) are registered
at every positive edge of CK. Input data is registered on
both edges of DQS, and output data is referenced to both
相关PDF资料
PDF描述
W3EG7232S262BD4IM 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA200
W3HG264M72EER403PD4IMG 128M X 72 DDR DRAM MODULE, 0.6 ns, DMA200
W7NCF01GH21CS7DG 64M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
W7NCF01GH21CS9DG 64M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
W7NCF01GH21IS4BG 64M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
相关代理商/技术参数
参数描述
W3E32M64SA-333BC 制造商:Microsemi Corporation 功能描述:32M X 64 DDR, 2.5V, 333 MHZ, 219 PBGA, COMMERCIAL TEMP. - Bulk
W3E32M64SA-333BI 制造商:White Electronic Designs 功能描述:FOUR-PORT, MIXED SIGNAL, HIGH-VOLTAGE HIGH POWER OVER ET 制造商:Microsemi Corporation 功能描述:32M X 64 DDR, 2.5V, 333 MHZ, 219 PBGA, INDUSTRIAL TEMP. - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY
W3E32M64SA-333BM 制造商:Microsemi Corporation 功能描述:32M X 64 DDR, 2.5V, 333 MHZ, 219 PBGA, MIL-TEMP. - Bulk
W3E32M64S-XBX 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:32Mx64 DDR SDRAM
W3E32M64S-XSBX 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:32Mx64 DDR SDRAM