参数资料
型号: W3EG264M72AFSR262D3SG
厂商: WHITE ELECTRONIC DESIGNS CORP
元件分类: DRAM
英文描述: 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
封装: ROHS COMPLIANT, DIMM-184
文件页数: 11/13页
文件大小: 287K
代理商: W3EG264M72AFSR262D3SG
W3EG264M72AFSRxxxD3
November 2004
Rev. 1
ADVANCED
7
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
IDD1 : Operating Current : One Bank
1.
Typical Case : VCC = 2.5V, T = 25°C
2.
Worst Case : VCC = 2.7V, T = 10°C
3.
Only one bank is accessed with tRC (min), Burst
Mode, Address and Control inputs on NOP edge
are changing once per clock cycle. IOUT = 0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL = 2) : tCK = 10ns, CL2,
BL=4, tRCD = 2*tCK, tRAS = 5*tCK
Read : A0 N R0 N N P0 N A0 N - repeat the
same timing with random address changing;
50% of data changing at every burst
DDR266 (133MHz, CL=2.5) : tCK = 7.5ns,
CL = 2.5, BL = 4, tRCD = 3*tCK, tRC = 9*tCK,
tRAS = 5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR266 (133MHz, CL = 2) : tCK = 7.5ns,
CL = 2, BL = 4, tRCD = 3*tCK, tRC = 9*tCK,
tRAS = 5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR333 (166MHz, CL = 2.5) : tCK = 6ns,
BL = 4, tRCD = 10*tCK, tRAS = 7*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
IDD7A : Operating Current: Four Banks
1.
Typical Case : VCC = 2.5V, T = 25°C
2.
Worst Case : VCC = 2.7V, T = 10°C
3.
Four banks are being interleaved with tRC (min),
Burst Mode, Address and Control inputs on NOP
edge are not changing. IOUT=0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL = 2) : tCK = 10ns, CL2,
BL = 4, tRRD = 2*tCK, tRCD = 3*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0
- repeat the same timing with random address
changing; 100% of data changing at every
burst
DDR266 (133MHz, CL = 2.5) : tCK = 7.5ns,
CL = 2.5, BL = 4, tRRD = 3*tCK, tRCD = 3*tCK
Read with Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR266 (133MHz, CL = 2) : tCK = 7.5ns,
CL2 = 2, BL = 4, tRRD = 2*tCK, tRCD = 2*tCK
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR333 (166MHz, CL=2.5) : tCK=6ns,
BL=4, tRRD=3*tCK, tRCD=3*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7A
Legend : A = Activate, R = Read, W = Write, P = Precharge, N = NOP
A (0-3) = Activate Bank 0-3
R (0-3) = Read Bank 0-3
相关PDF资料
PDF描述
W3EG264M72AFSR265D3SG 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
WED3EG72M18S265JD3SG 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
WS512K32-17G2I 2M X 8 MULTI DEVICE SRAM MODULE, 17 ns, CQFP68
WS512K32-25G2C 2M X 8 MULTI DEVICE SRAM MODULE, 25 ns, CQFP68
WE128K16-60CQ5A 128K X 16 FLASH 5V PROM MODULE, 60 ns, CDMA40
相关代理商/技术参数
参数描述
W3EG264M72AFSR262D3XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL, FBGA
W3EG264M72AFSR263D3XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL, FBGA
W3EG264M72AFSR265D3XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL, FBGA
W3EG264M72AFSR335D3XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL, FBGA
W3EG264M72AFSRXXXD3 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL, FBGA