参数资料
型号: W3EG72255S202D3M
厂商: WHITE ELECTRONIC DESIGNS CORP
元件分类: DRAM
英文描述: 256M X 72 DDR DRAM MODULE, 0.8 ns, DMA184
封装: DIMM-184
文件页数: 12/15页
文件大小: 305K
代理商: W3EG72255S202D3M
W3EG72255S-D3
-JD3
-AJD3
6
White Electronic Designs
November 2004
Rev. 2
PRELIMINARY
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
IDD SPECIFICATIONS AND TEST CONDITIONS
0°C TA +70°C, VCCQ = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V.
Includes PLL and register power
Parameter
Symbol
Rank 1
Conditions
DDR333@CL=2.5
Max
DDR266:@CL=2, 2.5
Max
DDR200@CL=2
Max
Units
Rank 2
Standby
State
Operating Current
IDD0
One device bank; Active - Precharge;
tRC = tRC (MIN); tCK = tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle; Address and control inputs
changing once every two cycles.
4725
mA
IDD3N
Operating Current
IDD1
One device bank; Active-Read-
Precharge Burst = 2; tRC = tRC (MIN);
tCK = tCK (MIN); lOUT = 0mA; Address
and control inputs changing once per
clock cycle.
5265
mA
IDD3N
Precharge Power-
Down Standby Current
IDD2P
All device banks idle; Power-down mode;
tCK = tCK (MIN); CKE = (low)
180
rnA
IDD2P
Idle Standby Current
IDD2F
CS# = High; All device banks idle;
tCK = tCK (MIN); CKE = High; Address
and other control inputs changing once
per clock cycle. VIN = VREF for DQ, DQS
and DM.
1930
mA
IDD2F
Active Power-Down Standby
Current
IDD3P
One device bank active; Power-Down
mode; tCK (MIN); CKE = (low)
1260
mA
IDD3P
Active Standby Current
IDD3N
CS# = High; CKE = High; One device
bank; Active-Precharge;tRC = tRAS (MAX);
tCK = tCK (MIN); DQ, DM and DQS inputs
changing twice per clock cycle; Address
and other control inputs changing once
per clock cycle.
2110
mA
IDD3N
Operating Current
IDD4R
Burst = 2; Reads; Continuous burst; One
device bank active; Address and control
inputs changing once per clock cycle; tCK
= tCK (MIN); lOUT = 0mA.
5355
mA
IDD3N
Operating Current
IDD4W
Burst = 2; Writes; Continuous burst; One
device bank active; Address and control
inputs changing once per clock cycle;
tCK = tCK (MIN); DQ,DM and DQS inputs
changing once per clock cycle.
5535
5175
rnA
IDD3N
Auto Refresh Current
IDD5
tRC = tRC (MIN)
7640
mA
IDD3N
Self Refresh Current
IDD6
CKE 0.2V
455
mA
IDD6
Operating Current
IDD7A
Four bank interleaving Reads (BL=4)
with auto precharge with tRC=tRC (MIN);
tCK=tCK(MIN); Address and control inputs
change only during Active Read or Write
commands.
9675
9585
mA
IDD3N
相关PDF资料
PDF描述
W3EG72255S263D3M 256M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
W7NCF512H10CSA3HM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF512H10CSA6BM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF512H10CSABEM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF512H10ISA3EM1G FLASH 3.3V PROM MODULE, XMA50
相关代理商/技术参数
参数描述
W3EG72255S202D3XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL
W3EG72255S202JD3XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL
W3EG72255S262AJD3XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL
W3EG72255S262D3XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL
W3EG72255S262JD3XG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL