参数资料
型号: W3EG72256S265JD3MF
厂商: MICROSEMI CORP-PMG MICROELECTRONICS
元件分类: DRAM
英文描述: 256M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
封装: LEAD FREE, DIMM-184
文件页数: 10/14页
文件大小: 307K
代理商: W3EG72256S265JD3MF
White Electronic Designs
W3EG72256S-JD3
-AJD3
5
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
December 2004
Rev. 2
PRELIMINARY
IDD SPECIFICATIONS AND TEST CONDITIONS
0°C
≤ TA ≤ 70°C, VCCQ = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V
Includes DDR SDRAM component only
Parameter
Symbol
Conditions
DDR333@CL=2.5*
Max
DDR266@CL=2, 2.5
Max
DDR200@CL=2
Max
Units
Operating Current
IDD0
One device bank; Active - Precharge;
tRC=tRC (MIN); tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle; Address and control
inputs changing once every two
cycles.
2880
2610
mA
Operating Current
IDD1
One device bank; Active-Read-
Precharge Burst = 2; tRC=tRC (MIN);
tCK=tCK (MIN); lOUT = 0mA; Address
and control inputs changing once per
clock cycle.
3510
3240
mA
Precharge Power-
Down Standby
Current
IDD2P
All device banks idle; Power-down
mode; tCK=tCK (MIN); CKE=(low)
180
rnA
Idle Standby Current
IDD2F
CS# = High; All device banks idle;
tCK=tCK (MIN); CKE = high; Address
and other control inputs changing
once per clock cycle. VIN = VREF for
DQ, DQS and DM.
1170
1080
mA
Active Power-Down
Standby Current
IDD3P
One device bank active; Power-Down
mode; tCK (MIN); CKE=(low)
630
540
mA
Active Standby
Current
IDD3N
CS# = High; CKE = High; One device
bank; Active-Precharge; tRC=tRAS
(MAX); tCK=tCK (MIN); DQ, DM and
DQS inputs changing twice per clock
cycle; Address and other control
inputs changing once per clock cycle.
900
810
mA
Operating Current
IDD4R
Burst = 2; Reads; Continuous burst;
One device bank active; Address
and control inputs changing once
per clock cycle; TCK= TCK (MIN); lOUT
= 0mA.
3960
3600
mA
Operating Current
IDD4W
Burst = 2; Writes; Continuous burst;
One device bank active; Address
and control inputs changing once per
clock cycle; tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle.
4140
3780
rnA
Auto Refresh
Current
IDD5
tRC = tRC (MIN)
6120
5940
mA
Self Refresh Current
IDD6
CKE
≤ 0.2V
162
mA
Operating Current
IDD7A
Four bank interleaving Reads (BL=4)
with auto precharge with tRC=tRC
(MIN); tCK=tCK (MIN); Address and
control inputs change only during
Active Read or Write commands.
9450
8730
mA
相关PDF资料
PDF描述
W3EG7232S202AD4S 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA200
W3EG7232S202BD4IMG 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA200
W3EG7232S262AD4ISG 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA200
W3EG7232S265BD4SG 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA200
W3H128M64E2-533SBI DDR DRAM, PBGA208
相关代理商/技术参数
参数描述
W3EG72256S335AJD3 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG72256S335JD3 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG72256S-AJD3 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG72256S-JD3 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG7232S202AD4-X 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 32Mx72 DDR SDRAM UNBUFFERED w/PLL