- 您现在的位置：买卖IC网 > PDF目录68459 > W6810IWG (WINBOND ELECTRONICS CORP) A/MU-LAW, PCM CODEC, PDSO20 PDF资料下载
参数资料
| 型号： | W6810IWG |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | 编解码器 |
| 英文描述： | A/MU-LAW, PCM CODEC, PDSO20 |
| 封装： | 4.40 X 6.50 MM, ROHS COMPLIANT, PLASTIC, TSOP1-20 |
| 文件页数： | 4/37页 |
| 文件大小： | 320K |
| 代理商： | W6810IWG |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
W6810
- 12 -
7.4.4. Interchip Digital Link (IDL)
The IDL interface mode is selected when the BCLKR pin is connected to VDD for two or more frame
sync cycles. It can be used as a 2B+D timing interface in an ISDN application. The IDL interface
consists of 4 pins : IDL SYNC (FST), IDL CLK (BCLKT), IDL TX (PCMT) & IDL RX (PCMR). The FSR
pin selects channel B1 or B2 for transmit and receive. The data for channel B1 is transmitted on the
first positive edge of the IDL CLK after the IDL SYNC pulse. The IDL SYNC pulse is one IDL CLK
cycle long. The data for channel B2 is transmitted on the eleventh positive edge of the IDL CLK after
the IDL SYNC pulse. The data for channel B1 is received on the first negative edge of the IDL CLK
after the IDL SYNC pulse. The data for channel B2 is received on the eleventh negative edge of the
IDL CLK after the IDL SYNC pulse. The transmit signal pin IDL TX becomes high impedance when
not used for data transmission and also in the time slot of the unused channel. For more timing
information, see the timing section.
7.4.5. System Timing
The system can work at 256 kHz, 512 kHz, 1536 kHz, 1544 kHz, 2048 kHz, 2560 kHz & 4096 kHz
master clock rates. The system clock is supplied through the master clock input MCLK and can be
derived from the bit-clock if desired. An internal pre-scaler is used to generate a fixed 256 kHz and 8
kHz sample clock for the internal CODEC. The pre-scaler measures the master clock frequency
versus the Frame Sync frequency and sets the division ratio accordingly. If the Frame Sync is LOW
for the entire frame sync period while the MCLK and BCLK pin clock signals are still present, the
W6810 will enter the low power standby mode. Another way to power down is to set the PUI pin to
LOW. When the system needs to be powered up again, the PUI pin needs to be set to HIGH and the
Frame Sync pulse needs to be present. It will take two Frame Sync cycles before the pin PCMT will
become low impedance.
相关PDF资料 |
PDF描述 |
|---|---|
| W6811IEG | A/MU-LAW, PCM CODEC, PDIP24 |
| W6811IRG | A/MU-LAW, PCM CODEC, PDSO24 |
| W6811ISG | A/MU-LAW, PCM CODEC, PDSO24 |
| W6811IWG | A/MU-LAW, PCM CODEC, PDSO24 |
| W681511IS | A/MU-LAW, PCM CODEC, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W6810IW-G | 制造商:Winbond Electronics Corp 功能描述: |
| W6810IWG TR | 功能描述:IC VOICEBND CODEC 5V 1CH 20TSSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| W6811 | 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHANNEL VOICEBAND CODEC |
| W6811_05 | 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHANNEL VOICEBAND CODEC |
| W6811DK | 功能描述:KIT DEVELOPMENT FOR W6811 RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。