- 您现在的位置：买卖IC网 > PDF目录68569 > WED3DL328V8BC (MICROSEMI CORP-PMG MICROELECTRONICS) 8M X 32 SYNCHRONOUS DRAM, 6 ns, PBGA119 PDF资料下载
参数资料
| 型号： | WED3DL328V8BC |
| 厂商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分类： | DRAM |
| 英文描述： | 8M X 32 SYNCHRONOUS DRAM, 6 ns, PBGA119 |
| 封装： | 14 X 22 MM, MO-163, BGA-119 |
| 文件页数： | 26/27页 |
| 文件大小： | 1195K |
| 代理商： | WED3DL328V8BC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页
8
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
WED3DL328V
June, 2002
Rev. 1
White Electronic Designs Corp. reserves the right to change products or specications without notice.
Current State
CKE
Command
Action
Notes
Previous
Cycle
Current
Cycle
CE#
RAS#
CAS#
WE# BA0-1 A10-11
Self Refresh
H
X
INVALID
1
L
H
X
Exit Self Refresh with Device Deselect
2
L
H
L
H
X
Exit Self Refresh with No Operation
2
L
H
L
H
L
X
ILLEGAL
2
L
H
L
H
L
X
ILLEGAL
2
L
H
L
X
ILLEGAL
2
L
X
Maintain Self Refresh
Power Down
H
X
INVALID
1
L
H
X
Power Down Mode exit, all banks idle
2
L
H
L
X
ILLEGAL
2
H
X
L
H
L
X
Maintain Power Down Mode
2
All Banks Idle
H
X
Refer to the Idle State section of the
Current State Truth Table
3
H
L
H
X
H
L
H
X
H
L
H
X
CBR Refresh
H
L
OP Code
Mode Register Set
4
H
L
H
X
Refer to the Idle State section of the
Current State Truth Table
3
H
L
H
X
H
L
H
X
H
L
H
X
Entry Self Refresh
4
H
L
OP Code
Mode Register Set
L
X
Power Down
4
Any State other
than listed above
H
X
Refer to the Operations in the Current
State Truth Table
H
L
X
Begin Clock Suspend next cycle
5
L
H
X
Exit Clock Suspend next cycle
L
X
Maintain Clock Suspend
NOTES:
1. For the given Current State CKE must be low in the previous cycle.
2. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (tCKS) must be satised before any
command other than Exit is issued.
3. The address inputs (A11-0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.
4. The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.
Must be a legal command as dened in the Current State Truth Table.
CLOCK ENABLE (CKE) TRUTH TABLE
相关PDF资料 |
PDF描述 |
|---|---|
| WED3DL328V10BI | 8M X 32 SYNCHRONOUS DRAM, 7 ns, PBGA119 |
| WED3DL644V7BC | 4M X 64 SYNCHRONOUS DRAM, 5.4 ns, PBGA153 |
| WED3DL644V8BC | 4M X 64 SYNCHRONOUS DRAM, 6 ns, PBGA153 |
| WED3EG6432S262D3C | 32M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| WED3EG6432S202D3C | 32M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| WED3DL328V8BI | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:8Mx32 SDRAM |
| WED3DL328V-B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TMS320C6000 Family |
| WED3DL328V-BC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SDRAM MCP |
| WED3DL644V | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:4Mx64 SDRAM |
| WED3DL644V10BC | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:4Mx64 SDRAM |
发布紧急采购，3分钟左右您将得到回复。