参数资料
型号: WED3EG7232S403JD3GG
厂商: MICROSEMI CORP-PMG MICROELECTRONICS
元件分类: DRAM
英文描述: 32M X 72 DDR DRAM MODULE, 0.7 ns, DMA184
封装: ROHS COMPLIANT, DIMM-184
文件页数: 8/12页
文件大小: 243K
代理商: WED3EG7232S403JD3GG
5
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic
WED3EG7232S-JD3
June 2006
Rev. 6
PRELIMINARY
IDD SPECIFICATIONS AND TEST CONDITIONS
DDR400: VCC = VCCQ = +2.6V ± 0.1V; DDR333, 266, 200: VCC = VCCQ = 2.5V ± 0.2V
Includes DDR SDRAM component only
Parameter
Symbol Conditions
DDR400@
CL=3
Max
DDR333@
CL=2.5
Max
DDR266@
CL=2
Max
DDR266@
CL=2.5
Max
DDR200@
CL=2
Max
Units
Operating Current
IDD0
One device bank; Active - Precharge;
tRC=tRC (MIN); tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle; Address and control
inputs changing once every two
cycles.
1215
1125
mA
Operating Current
IDD1
One device bank; Active-Read-
Precharge Burst = 2; tRC=tRC (MIN);
tCK=tCK (MIN); lOUT = 0mA; Address
and control inputs changing once per
clock cycle.
1530
mA
Precharge Power-
Down Standby Current
IDD2P
All device banks idle; Power-down
mode; tCK=tCK (MIN); CKE=(low)
36
rnA
Idle Standby Current
IDD2F
CS# = High; All device banks idle;
tCK=tCK (MIN); CKE = high; Address
and other control inputs changing
once per clock cycle. VIN = VREF for
DQ, DQS and DM.
540
450
mA
Active Power-Down
Standby Current
IDD3P
One device bank active; Power-
Down mode; tCK (MIN); CKE=(low)
360
270
mA
Active Standby Current
IDD3N
CS# = High; CKE = High; One device
bank; Active-Precharge; tRC=tRAS
(MAX); tCK=tCK (MIN); DQ, DM and
DQS inputs changing twice per clock
cycle; Address and other control
inputs changing once per clock cycle.
630
540
mA
Operating Current
IDD4R
Burst = 2; Reads; Continuous burst;
One device bank active; Address
and control inputs changing once
per clock cycle; TCK= TCK (MIN); lOUT
= 0mA.
1800
1575
mA
Operating Current
IDD4W
Burst = 2; Writes; Continuous burst;
One device bank active; Address
and control inputs changing once per
clock cycle; tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle.
1755
1575
rnA
Auto Refresh Current
IDD5
tRC = tRC (MIN)
2340
2295
mA
Self Refresh Current
IDD6
CKE 0.2V
36
mA
Operating Current
IDD7A
Four bank interleaving Reads (BL=4)
with auto precharge with tRC=tRC
(MIN); tCK=tCK (MIN); Address and
control inputs change only during
Active Read or Write commands.
4230
3690
mA
相关PDF资料
PDF描述
WMS128K8-15CLC 128K X 8 STANDARD SRAM, 15 ns, CQCC32
WMS128K8-20CLIA 128K X 8 STANDARD SRAM, 20 ns, CQCC32
WMS128K8-45CLM 128K X 8 STANDARD SRAM, 45 ns, CQCC32
WF128K32-50G1UI5A 128K X 32 FLASH 5V PROM MODULE, 50 ns, CQFP68
WE32K32-90G2UM 32K X 32 EEPROM 5V MODULE, 90 ns, CQFP68
相关代理商/技术参数
参数描述
WED3EG7232S-JD3 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 32Mx72 DDR SDRAM UNBUFFERED
WED3EG7233S202D3 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 2x16Mx72 DDR SDRAM UNBUFFERED
WED3EG7233S202JD3 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 2x16Mx72 DDR SDRAM UNBUFFERED
WED3EG7233S262D3 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 2x16Mx72 DDR SDRAM UNBUFFERED
WED3EG7233S262JD3 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 2x16Mx72 DDR SDRAM UNBUFFERED