参数资料
型号: WJLXT908LE.A4
厂商: CORTINA SYSTEMS INC
元件分类: 网络接口
英文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封装: ROHS COMPLIANT, LQFP-64
文件页数: 5/46页
文件大小: 618K
代理商: WJLXT908LE.A4
Intel
LXT908 Universal 3.3 V 10BASE-T and AUI Transceiver
Datasheet
13
Document #: 249049
Revision #: 003
Rev. Date: 29-Oct-2005
output is pre-distorted and pre-filtered to meet the 10BASE-T jitter template. An internal
continuous resistor-capacitor filter is used to remove any high-frequency clocking noise from the
pulse shaping circuitry. Integrated filters simplify the design work required for FCC-compliant
EMI performance. During idle periods, the Intel
LXT908 Universal 3.3 V 10BASE-T and AUI
Transceiver transmits link integrity test pulses on the TPO circuit (if LI is enabled and integrated
PLS/ MAU mode is selected). External resistors control the termination impedance.
2.1.3
Jabber Control Function
Figure 4 on page 14 is a state diagram of the Intel LXT908 Universal 3.3 V 10BASE-T and AUI
Transceiver Jabber control function. The Intel
LXT908 Universal 3.3 V 10BASE-T and AUI
Transceiver on-chip Watch-Dog Timer prevents the DTE from locking into a continuous transmit
mode. When a transmission exceeds the time limit, the Watch-Dog Timer disables the transmit and
loopback functions, and activates the JAB pin. Once the Intel
LXT908 Universal 3.3 V 10BASE-
T and AUI Transceiver is in the jabber state, the TXD circuit must remain idle for a period of 0.25
to 0.75 seconds before it will exit the jabber state.
Figure 3. TPO Output Waveform
Table 2.
Controller Compatibility Mode Options
Controller Mode
MD2
MD1
MD0
Mode 1 - For AMD AM7990, Motorola 68EN360, MPC860 or compatible
controllers
Low
Mode 2 - For Intel 82596 or compatible controllers
Low
High
Mode 3 - For Fujitsu MB86950, MB86960 or compatible controllers (Seeq
8005)
1
Low
High
Low
Mode 4 - For National Semiconductor 8390 or compatible controllers (TI
TMS380C26)
Low
High
Mode 5 - For custom controllers (Mode 3 with TCLK, RCLK and COL
inverted)
High
Low
1. SEEQ controllers require inverters on CLKI, LBK, RCLK, and COL in Mode 3; or on CLKI, LBK, and TCLK
in Mode 5.
4V
2V
0V
-2V
-4V
相关PDF资料
PDF描述
WJLXT908LC.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT908LE.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT908LC.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4-857342 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4-857344 DATACOM, ETHERNET TRANSCEIVER, PQFP64
相关代理商/技术参数
参数描述
WJLXT971ALC.A4 功能描述:IC TRANS 3.3V ETHERNET 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
WJLXT971ALC.A4-857342 功能描述:TXRX ETH 10/100 SGL PORT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT971ALC.A4857344 制造商:Cortina Systems Inc 功能描述:PHY 1-CH 10Mbps/100Mbps 64-Pin LQFP Tray 制造商:Cortina Systems 功能描述:PHY 1-CH 10Mbps/100Mbps 64-Pin LQFP Tray
WJLXT971ALC.A4-857344 功能描述:TXRX ETH 10/100 SGL PORT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT971ALC.A4SE001 制造商:Cortina Systems Inc 功能描述: