- 您现在的位置：买卖IC网 > PDF目录62770 > WMS128K8-55CLIA 128K X 8 STANDARD SRAM, 55 ns, CQCC32 PDF资料下载
参数资料
| 型号： | WMS128K8-55CLIA |
| 元件分类： | SRAM |
| 英文描述： | 128K X 8 STANDARD SRAM, 55 ns, CQCC32 |
| 封装： | CERAMIC, LCC-32 |
| 文件页数： | 4/10页 |
| 文件大小： | 208K |
| 代理商： | WMS128K8-55CLIA |
3
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
WMS128K8-XXX
AC CHARACTERISTICS
(VCC = 5.0V, GND = 0V, TA = -55
°C to +125°C)
I
Current Source
D.U.T.
C
= 50 pf
eff
I
OL
V
≈ 1.5V
(Bipolar Supply)
Z
Current Source
OH
NOTES:
VZ is programmable from -2V to +7V.
IOL & IOH programmable from 0 to 16mA.
Tester Impedance Z0 = 75
.
VZ is typically the midpoint of VOH and VOL.
IOL & IOH are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.
AC TEST CIRCUIT
AC TEST CONDITIONS
Parameter
Typ
Unit
Input Pulse Levels
VIL = 0, VIH = 3.0
V
Input Rise and Fall
5
ns
Input and Output Reference Level
1.5
V
Output Timing Reference Level
1.5
V
Parameter
Symbol
-15
-17
-20
-25
-35
-45
-55
Units
Read Cycle
Min
Max
Min
Max Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Read Cycle Time
tRC
15
17
20
25
35
45
55
ns
Address Access Time
tAA
15
17
20
25
35
45
55
ns
Output Hold from Address Change
tOH
0
000
00
ns
Chip Select Access Time
tACS
15
17
20
25
35
45
55
ns
Output Enable to Output Valid
tOE
10
12
15
20
25
30
ns
Chip Select to Output in Low Z
tCLZ1
3
333
33
ns
Output Enable to Output in Low Z
tOLZ1
0
000
00
ns
Chip Disable to Output in High Z
tCHZ1
10
12
20
ns
Output Disable to Output in High Z
tOHZ1
10
12
20
ns
1. This parameter is guaranteed by design but not tested.
AC CHARACTERISTICS
(VCC = 5.0V, GND = 0V, TA = -55
°C to +125°C)
Parameter
Symbol
-15
-17
-20
-25
-35
-45
-55
Units
Write Cycle
Min
Max
Min Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Write Cycle Time
tWC
15
17
20
25
35
45
55
ns
Chip Select to End of Write
tCW
14
15
20
25
30
45
ns
Address Valid to End of Write
tAW
14
15
20
25
30
45
ns
Data Valid to End of Write
tDW
10
12
15
20
25
ns
Write Pulse Width
tWP
14
15
20
25
30
45
ns
Address Setup Time
tAS
00
0
ns
Address Hold Time
tAH
00
0
ns
Output Active from End of Write
tOW1
33
4
ns
Write Enable to Output in High Z
tWHZ1
10
12
15
20
25
ns
Data Hold Time
tDH
00
0
ns
1. This parameter is guaranteed by design but not tested.
相关PDF资料 |
PDF描述 |
|---|---|
| WMS128K8L-25DRIA | 128K X 8 STANDARD SRAM, 25 ns, CDSO32 |
| WMS128K8L-17DJC | 128K X 8 STANDARD SRAM, 17 ns, CDSO36 |
| WMS128K8L-45DJCA | 128K X 8 STANDARD SRAM, 45 ns, CDSO36 |
| WMS128K8L-55CLCA | 128K X 8 STANDARD SRAM, 55 ns, CQCC32 |
| WMS128K8-45DEC | 128K X 8 STANDARD SRAM, 45 ns, CDSO32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| WMS128K8-55CLM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 SRAM |
| WMS128K8-55CLMA | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SRAM|128KX8|CMOS|LLCC|32PIN|CERAMIC |
| WMS128K8-55CM | 制造商:Microsemi Corporation 功能描述:128K X 8 SRAM MONOLITHIC, 5V, 55NS, 32 DIP, MIL-SCREENED - Bulk |
| WMS128K8-55CMA | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SRAM|128KX8|CMOS|DIP|32PIN|CERAMIC |
| WMS128K8-55CQ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 SRAM |
发布紧急采购，3分钟左右您将得到回复。