- 您现在的位置：买卖IC网 > PDF目录276884 > WV3HG2128M64EEU665D4SG (WHITE ELECTRONIC DESIGNS CORP) 256M X 64 DDR DRAM MODULE, 0.45 ns, ZMA200 PDF资料下载
参数资料
| 型号： | WV3HG2128M64EEU665D4SG |
| 厂商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分类： | DRAM |
| 英文描述： | 256M X 64 DDR DRAM MODULE, 0.45 ns, ZMA200 |
| 封装： | ROHS COMPLIANT, SODIMM-200 |
| 文件页数： | 8/11页 |
| 文件大小： | 178K |
| 代理商： | WV3HG2128M64EEU665D4SG |
WV3HG2128M64EEU-D4
October 2006
Rev. 1
ADVANCED
6
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
ICC SPECIFICATION
Symbol Proposed Conditions
806
665
534
403
Units
ICC0*
Operating one bank active-precharge;
tCK = tCK(ICC), tRC = tRC(ICC), tRAS = tRAS min(ICC); CKE is HIGH, CS# is HIGH between valid
commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
816
776
736
mA
ICC1*
Operating one bank active-read-precharge;
IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRC = tRC (ICC), tRAS = tRAS min(ICC); CKE is
HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is
same as ICC4W
TBD
896
856
816
mA
ICC2P**
Precharge power-down current;
All banks idle; tCK = tCK(ICC); CKE is LOW; Other control and address bus inputs are STABLE; Data
bus inputs are FLOATING
TBD
192
mA
ICC2Q**
Precharge quiet standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are
STABLE; Data bus inputs are FLOATING
TBD
140
560
mA
ICC2N**
Precharge standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are
STABLE; Data bus inputs are SWITCHING
TBD
720
640
mA
ICC3P**
Active power-down current;
All banks open; tCK = tCK(ICC); CKE is LOW; Other control and
address bus inputs are STABLE; Data bus inputs are FLOATING
Fast PDN Exit MRS(12) = 0
TBD
480
400
mA
Slow PDN Exit MRS(12) = 1
TBD
192
mA
ICC3N**
Active standby current;
All banks open; tCK = tCK(ICC), tRC = tRC(ICC, tRAS = tRAS min(ICC); CKE is HIGH, CS# is HIGH between
valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are
SWITCHING
TBD
800
720
mA
ICC4W*
Operating burst write current;
All banks open, Continuous burst writes; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS =
tRASmax(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus
inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
1,336
1,136
1,016
mA
ICC4R*
Operating burst read current;
All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS
= tRASmax(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus
inputs are SWITCHING; Data pattern is same as ICC4W
TBD
1,336
1,136
1,016
mA
ICC5**
Burst auto refresh current;
tCK = tCK(ICC); Refresh command at every tRFC(ICC) interval; CKE is HIGH, CS# is HIGH between
valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are
SWITCHING
TBD
3,520
3,440
3,360
mA
ICC6**
Self refresh current;
CK and CK# at 0V; CKE 0.2V; Other control and address bus
inputs are FLOATING; Data bus inputs are FLOATING
Normal
TBD
160
mA
ICC7*
Operating bank interleave read current;
All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = tRCD(ICC)-1*tCK(ICC); tCK =
tCK(ICC), tRC = tRC(ICC), tRRD = tRRD(ICC), tRCD = 1*tCK(ICC); CKE is HIGH, CS# is HIGH between valid
commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING.
TBD
2,496
2,336
2,176
mA
ICC specication is based on
SAMSUNG components. Other DRAM manufactures specication may be different.
Note:
* Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P (CKE LOW) mode.
** Value calculated reects all module ranks in this operating condition.
相关PDF资料 |
PDF描述 |
|---|---|
| WF128K32-120HSC5A | 512K X 8 FLASH 5V PROM MODULE, 120 ns, CHIP66 |
| WF512K32-90G4I5 | 512K X 32 FLASH 5V PROM MODULE, 90 ns, CQFP68 |
| WPS512K8LB-70GI | 512K X 8 STANDARD SRAM, 70 ns, PDSO32 |
| WPS128K32GV-25PJI | 512K X 8 MULTI DEVICE SRAM MODULE, 25 ns, PQMA68 |
| WMY32K36V-10TQI | 32K X 36 STANDARD SRAM, 10 ns, CQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| WV3HG2128M64EEU665D6IMG | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx64 DDR2 SDRAM UNBUFFERED |
| WV3HG2128M64EEU665D6ISG | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx64 DDR2 SDRAM UNBUFFERED |
| WV3HG2128M64EEU665D6MG | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx64 DDR2 SDRAM UNBUFFERED |
| WV3HG2128M64EEU665D6SG | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx64 DDR2 SDRAM UNBUFFERED |
| WV3HG2128M64EEU806D4MG | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx64 DDR2 SDRAM UNBUFFERED |
发布紧急采购，3分钟左右您将得到回复。