参数资料
型号: WV3HG64M32EEU403D4SG
厂商: WHITE ELECTRONIC DESIGNS CORP
元件分类: DRAM
英文描述: 64M X 32 DDR DRAM MODULE, 0.6 ns, ZMA200
封装: ROHS COMPLIANT, SODIMM-200
文件页数: 10/11页
文件大小: 139K
代理商: WV3HG64M32EEU403D4SG
WV3HG64M32EEU-D4
October 2006
Rev. 3
ADVANCED
8
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATIONS (cont'd)
AC CHARACTERISTICS
665
534
403
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
Command
and
Address
ACTIVE to ACTIVE (same bank) command
tRC
55
60
65
ns
ACTIVE bank a to ACTIVE bank b command
tRRD
7.5
ns
ACTIVE to READ or WRITE delay
tRCD
15
ns
Four Bank Activate period
tFAW
37.5
ns
ACTIVE to PRECHARGE command
tRAS
45
70,000
45
70,000
45
70,000
ns
Internal READ to precharge command delay
tRTP
7.5
ns
Write recovery time
tWR
15
ns
Auto precharge write recovery + precharge time
tDAL
tWR + tRP
ns
Internal WRITE to READ command delay
tWTR
7.5
10
ns
PRECHARGE command period
tRP
15
ns
PRECHARGE ALL command period
tRPA
tRP+tCK
ns
LOAD MODE command cycle time
tMRD
222
tCK
CKE low to CK,CK# uncertainty
tDELAY
tIS + tCK
+ tIH
tIS + tCK
+ tIH
tIS + tCK
+ tIH
ns
Self
Refresh
REFRESH to Active of Refresh to Refresh command
interval
tRFC
105
70,000
105
70,000
105
70,000
ns
Average periodic refresh interval
tREFI
7.8
s
Exit self refresh to non-READ command
tXSNR
tRFC (MIN)
+ 10
tRFC (MIN)
+ 10
tRFC (MIN)
+ 10
ns
Exit self refresh to READ command
tXSRD
200
tCK
Exit self refresh timing reference
tISXR
tIS
ps
ODT
ODT turn-on delay
tAOND
222222
tCK
ODT turn-on
tAON
tAC (MIN)
tAC (MAX)
+ 1000
tAC (MIN)
tAC (MAX)
+ 1000
tAC (MIN)
tAC (MAX)
+ 1000
ps
ODT turn-off delay
tAOFD
2.5
tCK
ODT turn-off
tAOF
tAC (MIN)
tAC (MAX)
+ 600
tAC (MIN)
tAC (MAX)
+ 600
tAC (MIN)
tAC (MAX)
+ 600
ps
ODT turn-on (power-down mode)
tAONPD
tAC (MIN)
+ 2000
2 x tCK +
tAC (MAX)
+ 1000
tAC (MIN)
+ 2000
2 x tCK +
tAC (MAX)
+ 1000
tAC (MIN)
+ 2000
2 x tCK +
tAC (MAX)
+ 1000
ps
ODT turn-off (power-down mode)
tAOFPD
tAC (MIN)
+ 2000
2.5 x
tCK + tAC
(MAX) +
1000
tAC (MIN)
+ 2000
2.5 x
tCK + tAC
(MAX) +
1000
tAC (MIN)
+ 2000
2.5 x
tCK + tAC
(MAX) +
1000
ps
ODT to power-down entry latency
tANPD
333
tCK
ODT power-down exit latency
tAXPD
888
tCK
Power-Down
Exit active power-down to READ command,
MR[bit12=0]
tXARD
222
tCK
Exit active power-down to READ command,
MR[bit12=1]
tXARDS
7 - AL
6 - AL
tCK
A Exit precharge power-down to any non-READ
command.
tXP
222
tCK
CKE minimum high/low time
tCKE
333
tCK
Note:
AC specication is based on
SAMSUNG components. Other DRAM manufactures specication may be different.
相关PDF资料
PDF描述
WV3HG64M32EEU534D4SG 64M X 32 DDR DRAM MODULE, 0.5 ns, ZMA200
WV3HG64M32EEU534D4IMG 64M X 32 DDR DRAM MODULE, 0.5 ns, ZMA200
WV3HG64M64EEU665D4SG 64M X 64 DDR DRAM MODULE, 0.45 ns, ZMA200
WV3HG64M64EEU665D6GG 64M X 64 DDR DRAM MODULE, DMA240
WV3HG64M64EEU806D6GG 64M X 64 DDR DRAM MODULE, DMA240
相关代理商/技术参数
参数描述
WV3HG64M32EEU534D4IMG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 64Mx32 DDR2 SDRAM UNBUFFERED
WV3HG64M32EEU534D4ISG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 64Mx32 DDR2 SDRAM UNBUFFERED
WV3HG64M32EEU534D4MG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 64Mx32 DDR2 SDRAM UNBUFFERED
WV3HG64M32EEU534D4SG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 64Mx32 DDR2 SDRAM UNBUFFERED
WV3HG64M32EEU665D4IMG 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:256MB - 64Mx32 DDR2 SDRAM UNBUFFERED