参数资料
| 型号： | X1228V14Z-2.7 |
| 厂商： | Intersil |
| 文件页数： | 3/29页 |
| 文件大小： | 0K |
| 描述： | IC RTC/CAL/CPU SUP EE 14-TSSOP |
| 标准包装： | 95 |
| 类型： | 时钟/日历 |
| 特点： | 警报器，闰年，监控器，监视计时器 |
| 时间格式： | HH:MM:SS（12/24 小时） |
| 数据格式： | YY-MM-DD-dd |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 电压 - 电源，电池： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 14-TSSOP |
| 包装： | 管件 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
11
FN8100.4
May 18, 2006
CLOCK/CONTROL REGISTERS (CCR)
The Control/Clock Registers are located in an area
separate from the EEPROM array and are only
accessible following a slave byte of “1101111x” and
reads or writes to addresses [0000h:003Fh]. The
clock/control memory map has memory addresses
from 0000h to 003Fh. The defined addresses are
described in the Table 1. Writing to and reading from
the undefined addresses are not recommended.
CCR access
The contents of the CCR can be modified by perform-
ing a byte or a page write operation directly to any
address in the CCR. Prior to writing to the CCR
(except the status register), however, the WEL and
RWEL bits must be set using a two step process (See
section “Writing to the Clock/Control Registers.”)
The CCR is divided into 5 sections. These are:
1. Alarm 0 (8 bytes; non-volatile)
2. Alarm 1 (8 bytes; non-volatile)
3. Control (4 bytes; non-volatile)
4. Real Time Clock (8 bytes; volatile)
5. Status (1 byte; volatile)
Each register is read and written through buffers. The
non-volatile portion (or the counter portion of the RTC) is
updated only if RWEL is set and only after a valid write
operation and stop bit. A sequential read or page write
operation provides access to the contents of only one
section of the CCR per operation. Access to another sec-
tion requires a new operation. Continued reads or writes,
once reaching the end of a section, will wrap around to
the start of the section. A read or write can begin at any
address in the CCR.
It is not necessary to set the RWEL bit prior to writing
the status register. Section 5 supports a single byte
read or write only. Continued reads or writes from this
section terminates the operation.
The state of the CCR can be read by performing a ran-
dom read at any address in the CCR at any time. This
returns the contents of that register location. Additional
registers are read by performing a sequential read.
The read instruction latches all Clock registers into a
buffer, so an update of the clock does not change the
time being read. A sequential read of the CCR will not
result in the output of data from the memory array. At
the end of a read, the master supplies a stop condition
to end the operation and free the bus. After a read of
the CCR, the address remains at the previous address
+1 so the user can execute a current address read of
the CCR and continue reading the next Register.
ALARM REGISTERS
There are two alarm registers whose contents mimic
the contents of the RTC register, but add enable bits
and exclude the 24 hour time selection bit. The enable
bits specify which registers to use in the comparison
between the Alarm and Real Time Registers. For
example:
– Setting the Enable Month bit (EMOn*) bit in combi-
nation with other enable bits and a specific alarm
time, the user can establish an alarm that triggers at
the same time once a year.
*n = 0 for Alarm 0: N = 1 for Alarm 1
Table 1. Clock/Control Memory Map
Addr.
Type
Reg
Name
Bit
Range
Default
7
6
543
21
0 (optional)
003F
Status
SR
BAT
AL1
AL0
0
RWEL
WEL
RTCF
01h
0037
RTC
(SRAM)
Y2K
0
Y2K21
Y2K20
Y2K13
0
Y2K10
19/20
20h
0036
DW
0
DY2
DY1
DY0
0-6
00h
0035
YR
Y23
Y22
Y21
Y20
Y13
Y12
Y11
Y10
0-99
00h
0034
MO
0
G20
G13
G12
G11
G10
1-12
00h
0033
DT
0
D21
D20
D13
D12
D11
D10
1-31
00h
0032
HR
MIL
0
H21
H20
H13
H12
H11
H10
0-23
00h
0031
MN
0
M22
M21
M20
M13
M12
M11
M10
0-59
00h
0030
SC
0
S22
S21
S20
S13
S12
S11
S10
0-59
00h
0013
Control
(EEPROM)
DTR
0
DTR2
DTR1
DTR0
00h
0012
ATR
0
ATR5
ATR4
ATR3
ATR2
ATR1
ATR0
00h
0011
INT
IM
AL1E
AL0E
FO1
FO0
x
00h
0010
BL
BP2
BP1
BP0
WD1
WD0
0
18h
X1228
相关PDF资料 |
PDF描述 |
|---|---|
| MCP4162-502E/MF | IC POT DGTL SNGL 5K RHEO 8DFN |
| MS3102E20-30P | CONN RCPT 13POS BOX MNT W/PINS |
| X1228V14Z | IC RTC/CAL/CPU SUP EE 14-TSSOP |
| X1228V14IZ-4.5A | IC RTC/CAL/CPU SUP EE 14-TSSOP |
| X1228V14IZ-2.7A | IC RTC/CAL/CPU SUP EE 14-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X1228V14Z-4.5A | 功能描述:IC RTC/CAL/CPU SUP EE 14-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 实时时钟 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 类型:时钟/日历 特点:警报器，闰年，SRAM 存储容量:- 时间格式:HH:MM:SS（12/24 小时） 数据格式:YY-MM-DD-dd 接口:SPI 电源电压:2 V ~ 5.5 V 电压 - 电源，电池:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN EP 包装:管件 |
| X1228ZY WAF | 制造商:Intersil Corporation 功能描述: |
| X122K | 制造商:IQD Frequency Products 功能描述:CRYSTAL OSCILLATOR 12.288000MHZ |
| X122-SERIES | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| X123-133.33M | 制造商:CONNOR-WINFIELD 制造商全称:Connor-Winfield Corporation 功能描述:5.0x7.0mm Surface Mount LVCMOS Clock Oscillator Series |
发布紧急采购，3分钟左右您将得到回复。