参数资料
型号: X4163PIZ-2.7A
厂商: Intersil
文件页数: 14/22页
文件大小: 0K
描述: IC SUPERVISOR CPU 16K EE 8-DIP
标准包装: 150
类型: 简单复位/加电复位
监视电压数目: 1
输出: 开路漏极或开路集电极
复位: 低有效
复位超时: 最小为 100 ms
电压 - 阀值: 2.92V
工作温度: -40°C ~ 85°C
安装类型: 通孔
封装/外壳: 8-DIP(0.300",7.62mm)
供应商设备封装: 8-DIP
包装: 管件
X4163, X4165
Figure 14. Sequential Read Sequence
Signals from
the Master
Slave
Address
A
C
K
A
C
K
A
C
K
S
t
o
p
SDA Bus
1
Signals from
the Slave
A
C
K
Data
(1)
Data
(2)
Data
(n-1)
Data
(n)
(n is any integer greater than 1)
Sequential Read
Sequential reads can be initiated as either a current
address read or random address read. The first Data
Byte is transmitted as with the other modes; however,
the master now responds with an acknowledge, indicat-
ing it requires additional data. The device continues to
output data for each acknowledge received. The master
terminates the read operation by not responding with an
acknowledge and then issuing a stop condition.
The data output is sequential, with the data from
address n followed by the data from address n + 1.
The address counter for read operations increments
through all page and column addresses, allowing the
entire memory contents to be serially read during one
operation. At the end of the address space the counter
“rolls over” to address 0000 H and the device continues
to output data for each acknowledge received. Refer
to Figure 14 for the acknowledge and data transfer
sequence.
14
X4163, X4165 Addressing
S LAVE A DDRESS B YTE
Following a start condition, the master must output a
Slave Address Byte. This byte consists of several
parts:
– a device type identifier that is ‘1010’ to access the
array.
– one bits of ‘0’.
– next two bits are the device address.
– one bit of the slave command byte is a R/W bit. The
R/W bit of the Slave Address Byte defines the oper-
ation to be performed. When the R/W bit is a one,
then a read operation is selected. A zero selects a
write operation. Refer to Figure 15.
– After loading the entire Slave Address Byte from the
SDA bus, the device compares the input slave byte
data to the proper slave byte. Upon a correct compare,
the device outputs an acknowledge on the SDA line.
Word Address
The word address is either supplied by the master or
obtained from an internal counter. The internal counter
is undefined on a power up condition.
FN8120.2
November 26, 2007
相关PDF资料
PDF描述
X4163PIZ-2.7 IC SUPERVISOR CPU 16K EE 8-DIP
ABC22DRYN-S93 CONN EDGECARD 44POS DIP .100 SLD
EMM24DRST-S288 CONN EDGECARD 48POS .156 EXTEND
ESC18DRST-S273 CONN EDGECARD 36POS DIP .100 SLD
AMC12DRYH-S93 CONN EDGECARD 24POS DIP .100 SLD
相关代理商/技术参数
参数描述
X4163PIZ-4.5A 功能描述:IC SUPERVISOR CPU 16K EE 8-DIP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP(0.173",4.40mm 宽) 供应商设备封装:8-TSSOP 包装:管件
X4163PZ 功能描述:IC SUPERVISOR CPU 16K EE 8-DIP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP(0.173",4.40mm 宽) 供应商设备封装:8-TSSOP 包装:管件
X4163PZ-2.7 功能描述:IC SUPERVISOR CPU 16K EE 8-DIP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP(0.173",4.40mm 宽) 供应商设备封装:8-TSSOP 包装:管件
X4163PZ-2.7A 功能描述:IC SUPERVISOR CPU 16K EE 8-DIP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP(0.173",4.40mm 宽) 供应商设备封装:8-TSSOP 包装:管件
X4163PZ-4.5A 功能描述:IC SUPERVISOR CPU 16K EE 8-DIP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP(0.173",4.40mm 宽) 供应商设备封装:8-TSSOP 包装:管件