参数资料
型号: X4323V8I
厂商: Intersil
文件页数: 10/22页
文件大小: 0K
描述: IC SUPERVISOR CPU 32K EE 8-TSSOP
标准包装: 200
类型: 简单复位/加电复位
监视电压数目: 1
复位: 低有效
复位超时: 最小为 100 ms
电压 - 阀值: 4.38V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 8-TSSOP
包装: 管件
X4323, X4325
Serial Start Condition
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL
is HIGH. The device continuously monitors the SDA
and SCL lines for the start condition and will not
respond to any command until this condition has been
met. See Figure 6.
Figure 6. Valid Start and Stop Conditions
SCL
SDA
Start
Serial Acknowledge
Acknowledge is a software convention used to indi-
cate successful data transfer. The transmitting device,
either master or slave, will release the bus after trans-
mitting eight bits. During the ninth clock cycle, the
receiver will pull the SDA line LOW to acknowledge
that it received the eight bits of data. Refer to Figure 7.
The device will respond with an acknowledge after
recognition of a start condition and if the correct
Device Identifier and Select bits are contained in the
Slave Address Byte. If a write operation is selected,
the device will respond with an acknowledge after the
receipt of each subsequent eight bit word. The device
Figure 7. Acknowledge Response from Receiver
SCL from
Serial Stop Condition
All communications must be terminated by a stop con-
dition, which is a LOW to HIGH transition of SDA when
SCL is HIGH. The stop condition is also used to place
the device into the Standby power mode after a read
sequence. A stop condition can only be issued after the
transmitting device has released the bus. See Figure 6.
Stop
will acknowledge all incoming data and address bytes,
except for the Slave Address Byte when the Device
Identifier and/or Select bits are incorrect.
In the read mode, the device will transmit eight bits of
data, release the SDA line, then monitor the line for an
acknowledge. If an acknowledge is detected and no
stop condition is generated by the master, the device
will continue to transmit data. The device will terminate
further data transmissions if an acknowledge is not
detected. The master must then issue a stop condition
to return the device to Standby mode and place the
device into a known state.
Master
1
8
9
Data Output
from
Data Output
from Receiver
10
Start
Acknowledge
FN8122.1
May 25, 2006
相关PDF资料
PDF描述
NCP5201MNR2 IC CTRLR PWR DDR DUAL 5X6 18-DFN
HSM24DRYN-S13 CONN EDGECARD 48POS .156 EXTEND
HBC35DRTI-S13 CONN EDGECARD 70POS .100 EXTEND
HMM24DRYN-S13 CONN EDGECARD 48POS .156 EXTEND
GSC26DRYI-S13 CONN EDGECARD 52POS .100 EXTEND
相关代理商/技术参数
参数描述
X4323V8I-2.7 功能描述:IC SUPERVISOR CPU 32K EE 8-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP(0.173",4.40mm 宽) 供应商设备封装:8-TSSOP 包装:管件
X4323V8I-2.7A 功能描述:IC SUPERVISOR CPU 32K EE 8-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP(0.173",4.40mm 宽) 供应商设备封装:8-TSSOP 包装:管件
X4323V8I-4.5A 功能描述:IC SUPERVISOR CPU 32K EE 8-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP(0.173",4.40mm 宽) 供应商设备封装:8-TSSOP 包装:管件
X4323V8IZ 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CPU Supervisor with 32k EEPROM
X4323V8IZ-2.7 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CPU Supervisor with 32k EEPROM