- 您现在的位置：买卖IC网 > PDF目录15063 > X5043M8IZ-2.7A (Intersil)IC CPU SUPERV 4K EEPROM 8-MSOP PDF资料下载
参数资料
| 型号： | X5043M8IZ-2.7A |
| 厂商： | Intersil |
| 文件页数： | 9/21页 |
| 文件大小： | 0K |
| 描述： | IC CPU SUPERV 4K EEPROM 8-MSOP |
| 标准包装： | 80 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 低有效 |
| 复位超时： | 最小为 100 ms |
| 电压 - 阀值： | 2.92V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 管件 |
X5043, X5045
Write Enable Latch
The device contains a Write Enable Latch. This latch must be
SET before a Write Operation is initiated. The WREN
the array that is block lock protected can be read but not
written. It will remain protected until the BL bits are altered to
disable block lock protection of that portion of memory.
instruction will set the latch and the WRDI instruction will reset
the latch (Figure 5). This latch is automatically reset upon a
STATUS REG BITS
ARRAY ADDRESSES PROTECTED
power-up condition and after the completion of a valid byte,
page, or status register write cycle. The latch is also reset if WP
is brought LOW.
When issuing a WREN, WRDI or RDSR commands, it is not
necessary to send a byte address or data.
BL1
0
0
1
1
BL0
0
1
0
1
X5043, X5045
None
$180–$1FF
$100–$1FF
$000–$1FF
CS
The Watchdog Timer bits, WD0 and WD1, select the
Watchdog Time-out Period. These nonvolatile bits are
0
1
2
3
4
5
6
7
programmed with the WRSR instruction.
SCK
STATUS REGISTER BITS
WATCHDOG TIME OUT
WD1
WD0
(TYPICAL)
SI
0
0
0
1
1.4 seconds
600 milliseconds
SO
High Impedance
1
1
0
1
200 milliseconds
disabled (factory default)
FIGURE 5. WRITE ENABLE/DISABLE LATCH SEQUENCE
(WREN/WRDI INSTRUCTION)
Status Register
The Status Register contains four nonvolatile control bits and
two volatile status bits. The control bits set the operation of
the watchdog timer and the memory block lock protection.
The Status Register is formatted as shown in “Status
Register”.
Status Register: (Default = 30H)
Read Status Register
To read the Status Register, pull CS low to select the device,
then send the 8-bit RDSR instruction. Then the contents of
the Status Register are shifted out on the SO line, clocked by
CLK. Refer to the Read Status Register Sequence (Figure
6). The Status Register may be read at any time, even during
a Write Cycle.
Write Status Register
Prior to any attempt to write data into the status register, the
“Write Enable” Latch (WEL) must be set by issuing the
7
0
6
0
5
WD1
4
WD0
3
BL1
2
BL0
1
WEL
0
WIP
WREN instruction (Figure 5). First pull CS LOW, then clock
the WREN instruction into the device and pull CS HIGH.
Then bring CS LOW again and enter the WRSR instruction
The Write-In-Progress (WIP) bit is a volatile, read only bit
and indicates whether the device is busy with an internal
nonvolatile write operation. The WIP bit is read using the
RDSR instruction. When set to a “1”, a nonvolatile write
operation is in progress. When set to a “0”, no write is in
progress.
The Write Enable Latch (WEL) bit indicates the status of the
“write enable” latch. When WEL = 1, the latch is set and
when WEL = 0 the latch is reset. The WEL bit is a volatile,
read only bit. The WREN instruction sets the WEL bit and the
WRDS instruction resets the WEL bit.
The block lock bits, BL0 and BL1, set the level of block lock
protection. These nonvolatile bits are programmed using the
WRSR instruction and allow the user to protect one quarter,
one half, all or none of the EEPROM array. Any portion of
9
followed by 8 bits of data. These 8 bits of data correspond to
the contents of the status register. The operation ends with
CS going HIGH. If CS does not go HIGH between WREN
and WRSR, the WRSR instruction is ignored.
FN8126.2
March 16, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| X5043M8IZ-2.7 | IC CPU SUPERV 4K EEPROM 8-MSOP |
| VI-B4V-EV-F3 | CONVERTER MOD DC/DC 5.8V 150W |
| X5043M8IZ | IC CPU SUPERV 4K EEPROM 8-MSOP |
| X4045M8IZ-4.5A | IC CPU SUPERV 4K EEPROM 8-MSOP |
| ISL6564CR-T | IC REG CTRLR BUCK PWM VM 40-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X5043M8IZ-4.5A | 功能描述:IC CPU SUPERV 4K EEPROM 8-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X5043M8Z | 功能描述:IC CPU SUPERV 4K EEPROM 8-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X5043M8Z-2.7 | 功能描述:IC CPU SUPERV 4K EEPROM 8-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X5043M8Z-2.7A | 功能描述:IC CPU SUPERV 4K EEPROM 8-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X5043M8Z-4.5A | 功能描述:IC CPU SUPERV 4K EEPROM 8-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。