- 您现在的位置：买卖IC网 > PDF目录15099 > X5083S8IZ-2.7AT1 (Intersil)IC CPU SUPERV 8K EEPROM 8-SOIC PDF资料下载
参数资料
| 型号： | X5083S8IZ-2.7AT1 |
| 厂商： | Intersil |
| 文件页数： | 5/21页 |
| 文件大小： | 0K |
| 描述： | IC CPU SUPERV 8K EEPROM 8-SOIC |
| 标准包装： | 2,500 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 低有效 |
| 复位超时： | 最小为 100 ms |
| 电压 - 阀值： | 2.93V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 带卷 (TR) |
X5083
Principles of Operation
Power-on Reset
Application of power to the X5083 activates a power-on
reset circuit. This circuit goes LOW at 1V and pulls the
RESET pin active. This signal prevents the system
microprocessor from starting to operate with insufficient
voltage or prior to stabilization of the oscillator. RESET
active also blocks communication to the device through the
SPI interface. When V CC exceeds the device V TRIP value for
200ms (nominal) the circuit releases RESET, allowing the
processor to begin executing code. While V CC < V TRIP
communications to the device are inhibited.
Low Voltage Monitoring
During operation, the X5083 monitors the V CC level and
asserts RESET if supply voltage falls below a preset
minimum V TRIP . The RESET signal prevents the
microprocessor from operating in a power fail or brownout
condition and terminates any SPI communication in
progress. The RESET signal remains active until the voltage
drops below 1V. It also remains active until V CC returns and
exceeds V TRIP for 200ms.
When V CC falls below V TRIP , any communications in
progress are terminated and communications are inhibited
until V CC exceeds V TRIP for t PURST .
Watchdog Timer
The watchdog timer circuit monitors the microprocessor activity
by monitoring the WDI input. The microprocessor must toggle
the CS/WDI pin periodically to prevent a RESET signal. The
CS/WDI pin must be toggled from HIGH to LOW prior to the
expiration of the watchdog time out period. The state of two
nonvolatile control bits in the status register determine the
watchdog timer period. The microprocessor can change these
watchdog bits with no action taken by the microprocessor
these bits remain unchanged, even after total power failure.
V CC Threshold Reset Procedure
The X5083 is shipped with a standard V CC threshold (V TRIP )
voltage. This value will not change over normal operating
and storage conditions. However, in applications where the
standard V TRIP is not exactly right, or if higher precision is
needed in the V TRIP value, the X5083 threshold may be
adjusted. The procedure is described below, and uses the
application of a high voltage control signal.
Setting the V TRIP Voltage
This procedure is used to set the V TRIP to a higher voltage
value. For example, if the current V TRIP is 4.4V and the new
V TRIP is 4.6V, this procedure will directly make the change. If
the new setting is to be lower than the current setting, then it
is necessary to reset the trip point before setting the new
value.
5
To set the new V TRIP voltage, apply the desired V TRIP
threshold voltage to the V CC pin and tie the WP pin to the
programming voltage V P . Then send a WREN command,
followed by a write of Data 00h to address 01h. CS going
HIGH on the write operation initiates the V TRIP programming
sequence. Bring WP LOW to complete the operation.
Note: This operation also writes 00h to array address 01h.
Resetting the V TRIP Voltage
This procedure is used to set the V TRIP to a “native” voltage
level. For example, if the current V TRIP is 4.4V and the new
V TRIP must be 4.0V, then the V TRIP must be reset. When
V TRIP is reset, the new V TRIP is something less than 1.7V.
This procedure must be used to set the voltage to a lower
value.
To reset the new V TRIP voltage, apply the desired V TRIP
threshold voltage to the Vcc pin and tie the WP pin to the
programming voltage V P . Then send a WREN command,
followed by a write of data 00h to address 03h. CS going
HIGH on the write operation initiates the V TRIP programming
sequence. Bring WP LOW to complete the operation.
Note: This operation also writes 00h to array address 03h.
FN8127.3
June 15, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| X5083S8IZT1 | IC SUPERVISOR CPU 8K EE 8-SOIC |
| X5083S8IZ-2.7T2 | IC SUPERVISOR CPU 8K EE 8-SOIC |
| X5083S8IZ-2.7T1 | IC SUPERVISOR CPU 8K EE 8-SOIC |
| LP562M025C3P3 | CAP ALUM 5600UF 25V 20% SNAP |
| X5168S8IZ-4.5AT1 | IC CPU SUPERV 16K EEPROM 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X5083S8IZ-4.5A | 功能描述:IC CPU SUPERV 8K EEPROM 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X5083S8IZ-4.5AT1 | 功能描述:IC CPU SUPERV 8K EEPROM 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X5083S8IZT1 | 功能描述:IC SUPERVISOR CPU 8K EE 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X5083S8Z | 功能描述:IC CPU SUPERV 8K EEPROM 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
| X5083S8Z-2.7 | 功能描述:IC SUPERVISOR CPU 8K EE 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:3.8V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。