参数资料
| 型号： | X9221AYPIZ |
| 厂商： | Intersil |
| 文件页数： | 9/15页 |
| 文件大小： | 0K |
| 描述： | IC XDCP DUAL 2K 2-WIRE 20-DIP |
| 标准包装： | 18 |
| 系列： | XDCP™ |
| 接片： | 64 |
| 电阻（欧姆）： | 2k |
| 电路数： | 2 |
| 温度系数： | 标准值 ±300 ppm/°C |
| 存储器类型： | 非易失 |
| 接口： | I²C（设备位址） |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 20-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 20-PDIP |
| 包装： | 管件 |
1
0
A3
A2
A1
A0
Device Type
Identifier
Device Address
1
3
FN8163.2
August 30, 2006
PIN NAMES
PRINCIPLES OF OPERATION
The X9221A is a highly integrated microcircuit incor-
porating two resistor arrays, their associated registers
and counters and the serial interface logic providing
direct communication between the host and the XDCP
potentiometers.
Serial Interface
The X9221A supports a bidirectional bus oriented pro-
tocol. The protocol defines any device that sends data
onto the bus as a transmitter and the receiving device
as the receiver. The device controlling the transfer is a
master and the device being controlled is the slave.
The master will always initiate data transfers and pro-
vide the clock for both transmit and receive operations.
Therefore, the X9221A will be considered a slave
device in all applications.
Clock and Data Conventions
Data states on the SDA line can change only during
SCL LOW periods (tLOW). SDA state changes during
SCL HIGH are reserved for indicating start and stop
conditions.
Start Condition
All commands to the X9221A are preceded by the
start condition, which is a HIGH to LOW transition of
SDA while SCL is HIGH (tHIGH). The X9221A continu-
ously monitors the SDA and SCL lines for the start
condition, and will not respond to any command until
this condition is met.
Stop Condition
All communications must be terminated by a stop con-
dition, which is a LOW to HIGH transition of SDA while
SCL is HIGH.
Acknowledge
Acknowledge is a software convention used to provide
a positive handshake between the master and slave
devices on the bus to indicate the successful receipt of
data. The transmitting device, either the master or the
slave, will release the SDA bus after transmitting eight
bits. The master generates a ninth clock cycle and
during this period the receiver pulls the SDA line LOW
to acknowledge that it successfully received the eight
bits of data. See Figure 7.
The X9221A will respond with an acknowledge after
recognition of a start condition and its slave address
and once again after successful receipt of the com-
mand byte. If the command is followed by a data byte
the X9221A will respond with a final acknowledge.
Array Description
The X9221A is comprised of two resistor arrays. Each
array contains 63 discrete resistive segments that are
connected in series. The physical ends of each array
are equivalent to the fixed terminals of a mechanical
potentiometer (VH/RH and VL/RL inputs).
At both ends of each array and between each resistor
segment is a FET switch connected to the wiper
(VW/RW) output. Within each individual array only one
switch may be turned on at a time. These switches are
controlled by the Wiper Counter Register (WCR). The
six least significant bits of the WCR are decoded to
select, and enable, one of sixty-four switches.
The WCR may be written directly, or it can be changed
by transferring the contents of one of four associated
data registers into the WCR. These data registers and
the WCR can be read and written by the host system.
Device Addressing
Following a start condition the master must output the
address of the slave it is accessing. The most signifi-
cant four bits of the slave address are the device type
identifier (refer to Figure 1 below). For the X9221A this
is fixed as 0101[B].
Figure 1. Slave Address
Symbol
Description
SCL
Serial Clock
SDA
Serial Data
A0–A3
Address
VH0/RH0-VH1/RH1,
VL0/RH0-VL1/RL0
Potentiometers
(terminal equivalent)
VW0/RW0-VW1/RW1
Potentiometers
(wiper equivalent)
RES
Reserved (Do not connect)
X9221A
相关PDF资料 |
PDF描述 |
|---|---|
| VE-BWZ-MW-F2 | CONVERTER MOD DC/DC 2V 40W |
| X9221AWPIZ | IC XDCP DUAL 10K 2-WIRE 20-DIP |
| VE-BWZ-MW-F1 | CONVERTER MOD DC/DC 2V 40W |
| VI-21Z-MV-B1 | CONVERTER MOD DC/DC 2V 60W |
| X9221AUPIZ | IC XDCP DUAL 50K 2-WIRE 20-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X9221AYPZ | 功能描述:IC XDCP DUAL 2K 2-WIRE 20-DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 接片:256 电阻（欧姆）:100k 电路数:2 温度系数:标准值 35 ppm/°C 存储器类型:易失 接口:6 线串行（芯片选择，递增，增/减） 电源电压:2.6 V ~ 5.5 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) |
| X9221AYS | 功能描述:IC XDCP DUAL 2K 2-WIRE 20-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 标准包装:2,500 系列:XDCP™ 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 ±300 ppm/°C 存储器类型:非易失 接口:I²C（设备位址） 电源电压:2.7 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) |
| X9221AYSI | 功能描述:IC XDCP DUAL 2K 2-WIRE 20-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 标准包装:2,500 系列:XDCP™ 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 ±300 ppm/°C 存储器类型:非易失 接口:I²C（设备位址） 电源电压:2.7 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) |
| X9221AYSIT1 | 功能描述:IC XDCP DUAL 2K 2-WIRE 20-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 标准包装:2,500 系列:XDCP™ 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 ±300 ppm/°C 存储器类型:非易失 接口:I²C（设备位址） 电源电压:2.7 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) |
| X9221AYSIZ | 功能描述:IC XDCP DUAL 2K 2-WIRE 20-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 接片:256 电阻（欧姆）:100k 电路数:2 温度系数:标准值 35 ppm/°C 存储器类型:易失 接口:6 线串行（芯片选择，递增，增/减） 电源电压:2.6 V ~ 5.5 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。