参数资料
型号: X9279TV14Z-2.7
厂商: Intersil
文件页数: 15/18页
文件大小: 0K
描述: IC XDCP SGL 256TAP 100K 14-TSSOP
标准包装: 95
系列: XDCP™
接片: 256
电阻(欧姆): 100k
电路数: 1
温度系数: 标准值 ±300 ppm/°C
存储器类型: 非易失
接口: I²C(设备位址)
电源电压: 2.7 V ~ 5.5 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 14-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 14-TSSOP
包装: 管件
6
FN8175.4
September 23, 2009
Acknowledge Polling
The disabling of the inputs, during the internal non-volatile
write operation, can be used to take advantage of the typical
5ms EEPROM write cycle time. Once the stop condition is
issued to indicate the end of the non-volatile write command
the X9279 initiates the internal write cycle. ACK Polling
Sequence, Flow 1, can be initiated immediately. This
involves issuing the start condition followed by the device
slave address. If the X9279 is still busy with the write
operation no ACK will be returned. If the X9279 has
completed the write operation an ACK will be returned and
the master can then proceed with the next operation.
Flow 1: ACK Polling Sequence
Instruction and Register Description
Device Addressing: Identification Byte (ID and A)
The first byte sent to the X9279 from the host, following a CS
going HIGH to LOW, is called the Identification byte. The
most significant four bits of the slave address are a device
type identifier. The ID[3:0] bits is the device ID for the X9279;
this is fixed as 0101[B] (refer to Table 3).
The A[2:0] bits in the ID byte is the internal slave address.
The physical device address is defined by the state of the
A2 - A0 input pins. The slave address is externally specified
by the user. The X9279 compares the serial data stream with
the address input state; a successful compare of both
address bits is required for the X9279 to successfully
continue the command sequence. Only the device which
slave address matches the incoming device address sent by
the master executes the instruction. The A2 - A0 inputs can
be actively driven by CMOS input signals or tied to VCC or
VSS.
Instruction Byte (I)
The next byte sent to the X9279 contains the instruction and
register pointer information. The three most significant bits
are used provide the instruction opcode I [2:0]. The RB and
RA bits point to one of the four Data Registers. P0 is the
POT selection; since the X9279 is single POT, the P0 = 0.
The format is shown in Table 4.
Register Bank Selection (RB, RA, P1, P0)
There are 16 registers organized into four banks. Bank 0 is
the default bank of registers. Only Bank 0 registers can be
used for Data Register to Wiper Counter Register
operations.
Banks 1, 2, and 3 are additional banks of registers (12 total)
that can be used for 2-Wire write and read operations. The
Data Registers in Banks 1, 2, and 3 cannot be used for direct
read/write operations between the Wiper Counter Register.
SCL FROM MASTER
1
89
DATA OUTPUT
ACKNOWLEDGE
FIGURE 2. ACKNOWLEGE RESPONSE FROM RECEIVER
FROM TRANSMITTER
FROM RECEIVER
DATA OUTPUT
START
Non-volatile Write
Command Completed
EnterACK Polling
Issue
START
Issue Slave
Address
ACK
Returned?
Further
Operation?
Issue
Instruction
Issue STOP
No
Yes
Proceed
Issue STOP
No
Proceed
X9279
相关PDF资料
PDF描述
MS3112E20-27S CONN RCPT 27POS BOX MNT W/SCKT
X9313UM-3T1 IC XDCP 32-TAP 50K 3-WIRE 8-MSOP
SY100E164JC IC MULTIPLEXER 16:1 28-PLCC
X9313UM-3 IC XDCP 32-TAP 50K 3-WIRE 8-MSOP
SY100E163JC TR IC MULTIPLEXER 2-BIT 8:1 28-PLCC
相关代理商/技术参数
参数描述
X9279TV14ZT1 功能描述:IC XDCP SGL 256TAP 100K 14-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 接片:32 电阻(欧姆):50k 电路数:1 温度系数:标准值 50 ppm/°C 存储器类型:易失 接口:3 线串行(芯片选择,递增,增/减) 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 细型,TSOT-23-6 供应商设备封装:TSOT-23-6 包装:带卷 (TR)
X9279TXXX 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC
X9279TXXX-2.7 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC
X9279TXXXI 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC
X9279TXXXI-2.7 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC