参数资料
| 型号： | X9400YV24ZT1 |
| 厂商： | Intersil |
| 文件页数： | 15/19页 |
| 文件大小： | 0K |
| 描述： | IC XDCP QUAD 64-TAP 2.5K 24TSSOP |
| 标准包装： | 2,500 |
| 系列： | XDCP™ |
| 接片： | 64 |
| 电阻（欧姆）： | 2.5k |
| 电路数： | 4 |
| 温度系数： | 标准值 ±300 ppm/°C |
| 存储器类型： | 非易失 |
| 接口： | 6 线 SPI（芯片选择，设备位址） |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 带卷 (TR) |
5
FN8189.3
July 28, 2006
Figure 1. Detailed Potentiometer Block Diagram
Write in Process
The contents of the Data Registers are saved to
nonvolatile memory when the CS pin goes from LOW
to HIGH after a complete write sequence is received
by the device. The progress of this internal write
operation can be monitored by a write in process bit
(WIP). The WIP bit is read with a read status
command.
INSTRUCTIONS
Identification (ID) Byte
The first byte sent to the X9400 from the host,
following a CS going HIGH to LOW, is called the
Identification byte. The most significant four bits of the
slave address are a device type identifier, for the
X9400 this is fixed as 0101[B] (refer to Figure 2).
The two least significant bits in the ID byte select one
of four devices on the bus. The physical device
address is defined by the state of the A0 - A1 input
pins. The X9400 compares the serial data stream with
the address input state; a successful compare of both
address bits is required for the X9400 to successfully
continue the command sequence. The A0 - A1 inputs
can be actively driven by CMOS input signals or tied to
VCC or VSS.
The remaining two bits in the slave byte must be set to 0.
Figure 2. Identification Byte Format
Instruction Byte
The next byte sent to the X9400 contains the
instruction and register pointer information. The four
most significant bits are the instruction. The next four
bits point to one of the four pots and, when applicable,
they point to one of four associated registers. The
format is shown below in Figure 3.
Serial Data Path
From Interface
Circuitry
Register 0
Register 1
Register 2
Register 3
Serial
Bus
Input
Parallel
Bus
Input
Wiper
Counter
Register
INC/DEC
Logic
UP/DN
CLK
Modified SCL
UP/DN
VH/RH
VL/RL
VW/RW
If WCR = 00[H] then VW/RW = VL/RL
If WCR = 3F[H] then VW/RW = VH/RH
8
6
C
o
u
n
t
e
r
D
e
c
o
d
e
(WCR)
(One of Four Arrays)
1
00
0
A1
A0
Device Type
Identifier
Device Address
1
X9400
相关PDF资料 |
PDF描述 |
|---|---|
| VE-21D-MY-F4 | CONVERTER MOD DC/DC 85V 50W |
| X9400WV24ZT1 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
| M83723/75W22198 | CONN PLUG 19POS STRAIGHT W/SCKT |
| X9409WS24IZ-2.7T1 | IC POT DGTL QUAD 10K OHM 24-SOIC |
| M83723/75W22197 | CONN PLUG 19POS STRAIGHT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X9400YZ24 | 制造商:XICOR 制造商全称:Xicor Inc. 功能描述:Quad Digitally Controlled Potentiometers (XDCP) |
| X9400YZ24I-2.7 | 制造商:XICOR 制造商全称:Xicor Inc. 功能描述:Quad Digitally Controlled Potentiometers (XDCP) |
| X9401 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Noise/Low Power/SPI Bus |
| X9401_06 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad, 64 Tap, Digitally Controlled Potentiometer |
| X9401_09 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad, 64 Tap, Digitally Controlled Potentiometer (XDCP?) |
发布紧急采购，3分钟左右您将得到回复。