参数资料
| 型号： | X9410WS24I-2.7T1 |
| 厂商： | Intersil |
| 文件页数： | 17/21页 |
| 文件大小： | 0K |
| 描述： | IC XDCP DUAL 64-TAP 10K 24-SOIC |
| 标准包装： | 1,000 |
| 系列： | XDCP™ |
| 接片： | 64 |
| 电阻（欧姆）： | 10k |
| 电路数： | 2 |
| 温度系数： | 标准值 ±300 ppm/°C |
| 存储器类型： | 非易失 |
| 接口： | 6 线 SPI（芯片选择，设备位址） |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC |
| 包装： | 带卷 (TR) |
5
FN8193.2
October 12, 2006
Write in Process
The contents of the Data Registers are saved to
nonvolatile memory when the CS pin goes from LOW
to HIGH after a complete write sequence is received
by the device. The progress of this internal write
operation can be monitored by a Write In Process bit
(WIP). The WIP bit is read with a Read Status
command.
INSTRUCTIONS
Identification (ID) Byte
The first byte sent to the X9410 from the host,
following a CS going HIGH to LOW, is called the
Identification byte. The most significant four bits of the
slave address are a device type identifier, for the
X9410 this is fixed as 0101[B] (refer to Figure 2).
The two least significant bits in the ID byte select one
of four devices on the bus. The physical device
address is defined by the state of the A0 - A1 input
pins. The X9410 compares the serial data stream with
the address input state; a successful compare of both
address bits is required for the X9410 to successfully
continue the command sequence. The A0 - A1 inputs
can be actively driven by CMOS input signals or tied to
VCC or VSS.
The remaining two bits in the ID byte must be set to 0.
Figure 2. Identification Byte Format
Instruction Byte
The next byte sent to the X9410 contains the
instruction and register pointer information. The four
most significant bits are the instruction. The next four
bits point to one of the two pots and when applicable
they point to one of four associated registers. The
format is shown below in Figure 3.
Figure 3. Instruction Byte Format
The four high order bits of the instruction byte specify
the operation. The next two bits (R1 and R0) select one
of the four registers that is to be acted upon when a
register oriented instruction is issued. The last bit (P0)
selects which one of the two potentiometers is to be
affected by the instruction.
Four of the ten instructions are two bytes in length and
end with the transmission of the instruction byte.
These instructions are:
– XFR Data Register to Wiper Counter Register—This
transfers the contents of one specified Data Register
to the associated Wiper Counter Register.
– XFR Wiper Counter Register to Data Register—This
transfers the contents of the specified Wiper
Counter Register to the specified associated Data
Register.
– Global XFR Data Register to Counter Register—This
transfers the contents of both specified Data Registers
to the associated Wiper Counter Registers.
– Global XFR Wiper Counter Register to Data
Register—This transfers the contents of both Wiper
Counter Registers to the specified associated Data
Registers.
The basic sequence of the two byte instructions is
illustrated in Figure 4. These two-byte instructions
exchange data between the WCR and one of the data
registers. A transfer from a Data Register to a WCR is
essentially a write to a static RAM, with the static RAM
controlling the wiper position. The response of the
wiper to this action will be delayed by tWRL. A transfer
from the WCR (current wiper position), to a data
register is a write to nonvolatile memory and takes a
minimum of tWR to complete. The transfer can occur
between one of the two potentiometers and one of its
associated registers; or it may occur globally, where
the transfer occurs between both potentiometers and
one associated register.
1
00
0
A1
A0
Device Type
Identifier
Device Address
1
I1
I2
I3
I0
R1
R0
0
P0
Pot Select
Register
Select
Instructions
X9410
相关PDF资料 |
PDF描述 |
|---|---|
| M83723/73R2461N | CONN RCPT 61POS JAM NUT W/SCKT |
| VI-251-MW-S | CONVERTER MOD DC/DC 12V 100W |
| X9410WS24-2.7T1 | IC XDCP DUAL 64-TAP 10K 24-SOIC |
| AD9572ACPZPEC-RL | IC PLL CLOCK GEN 25MHZ 40LFCSP |
| VE-BTN-MV-S | CONVERTER MOD DC/DC 18.5V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X9410WS24IT1 | 功能描述:IC XDCP DUAL 64-TAP 10K 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 接片:32 电阻（欧姆）:50k 电路数:1 温度系数:标准值 50 ppm/°C 存储器类型:易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 细型，TSOT-23-6 供应商设备封装:TSOT-23-6 包装:带卷 (TR) |
| X9410WS24IZ | 功能描述:IC XDCP DUAL 64TAP 10K 24-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 接片:32 电阻（欧姆）:50k 电路数:1 温度系数:标准值 50 ppm/°C 存储器类型:易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 细型，TSOT-23-6 供应商设备封装:TSOT-23-6 包装:带卷 (TR) |
| X9410WS24IZ-2.7 | 功能描述:IC XDCP DUAL 64TAP 10K 24-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 接片:32 电阻（欧姆）:50k 电路数:1 温度系数:标准值 50 ppm/°C 存储器类型:易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 细型，TSOT-23-6 供应商设备封装:TSOT-23-6 包装:带卷 (TR) |
| X9410WS24IZ-2.7T1 | 功能描述:IC XDCP DUAL 64TAP 10K 24-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 接片:32 电阻（欧姆）:50k 电路数:1 温度系数:标准值 50 ppm/°C 存储器类型:易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 细型，TSOT-23-6 供应商设备封装:TSOT-23-6 包装:带卷 (TR) |
| X9410WS24IZT1 | 功能描述:IC XDCP DUAL 64TAP 10K 24-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 接片:32 电阻（欧姆）:50k 电路数:1 温度系数:标准值 50 ppm/°C 存储器类型:易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 细型，TSOT-23-6 供应商设备封装:TSOT-23-6 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。