参数资料
| 型号： | X9520B20I-AT1 |
| 厂商： | Intersil |
| 文件页数： | 8/29页 |
| 文件大小： | 0K |
| 描述： | IC LASR CTRLR 3CHAN 5.5V 20TSSOP |
| 标准包装： | 5,000 |
| 类型： | 激光二极管控制器（光纤） |
| 通道数： | 3 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 电流 - 电源： | 1.5mA |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 带卷 (TR) |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
X9520
I7
WT
I6
0
I5
0
I4
0
I3
0
I2
0
I1
P1
I0
P0
DCP Write Operation
A write to DCPx (x = 0,1,2) can be performed using the three
byte command sequence shown in Figure 9.
In order to perform a write operation on a particular DCP, the
WRITE TYPE
DCP SELECT
Write Enable Latch (WEL) bit of the CONSTAT Register
must first be set (See “BL1, BL0: Block Lock protection bits -
WT ?
0
1
DESCRIPTION
Select a Volatile Write operation to be performed on the
DCP pointed to by bits P1 and P0
Select a Nonvolatile Write operation to be performed on
the DCP pointed to by bits P1 and P0
(Nonvolatile)” on page 13.)
The Slave Address Byte 10101110 specifies that a Write to a
DCP is to be conducted. An ACKNOWLEDGE is returned by
the X9520 after the Slave Address, if it has been received
correctly.
? This bit has no effect when a Read operation is being performed.
FIGURE 8. INSTRUCTION BYTE FORMAT
The Instruction Byte (Figure 8) is valid only when the Device
Type Identifier and the Internal Device Address bits of the
Slave Address are set to 1010111. In this case, the two
Least Significant Bit’s (I1 - I0) of the Instruction Byte are
used to select the particular DCP (0 - 2). In the case of a
Write to any of the DCPs (i.e. the LSB of the Slave Address
is 0), the Most Significant Bit of the Instruction Byte (I7),
determines the Write Type (WT) performed.
If WT is “1”, then a Nonvolatile Write to the DCP occurs. In
Next, an Instruction Byte is issued on SDA. Bits P1 and P0
of the Instruction Byte determine which WCR is to be written,
while the WT bit determines if the Write is to be volatile or
nonvolatile. If the Instruction Byte format is valid, another
ACKNOWLEDGE is then returned by the X9520.
Following the Instruction Byte, a Data Byte is issued to the
X9520 over SDA. The Data Byte contents is latched into the
WCR of the DCP on the first rising edge of the clock signal,
after the LSB of the Data Byte (D0) has been issued on SDA
The Data Byte determines the “wiper position” (which FET
switch of the DCP resistive array is switched ON) of the
DCP. The maximum value for the Data Byte depends upon
which DCP is being addressed (see Table below).
this case, the “wiper position” of the DCP is changed by
simultaneously writing new data to the associated WCR and
P1 - P0
DCPX
# TAPS
MAX DATA BYTE
NVM. Therefore, the new “wiper position” setting is recalled
into the WCR after V1/VCC of the X9520 has been powered
down then powered back up
If WT is “0” then a DCP Volatile Write is performed. This
0
0
1
1
0
1
0
1
x=0
x=1
x=2
64
100
256
3Fh
Refer to Appendix 1
FFh
Reserved
operation changes the DCP “wiper position” by writing new
data to the associated WCR only. The contents of the
associated NVM register remains unchanged. Therefore,
when V1/VCC to the device is powered down then back up,
the “wiper position” reverts to that last written to the DCP
using a nonvolatile write operation.
Using a Data Byte larger than the values specified above
results in the “wiper terminal” being set to the highest tap
position. The “wiper position” does NOT roll-over to the
lowest tap position.
For DCP0 (64 Tap) and DCP2 (256 Tap), the Data Byte
maps one to one to the “wiper position” of the DCP “wiper
S 1
T
A
R
T
0
1 0 1 1
SLAVE ADDRESS BYTE
1
0
A WT
C
K
0 0 0 0 0
INSTRUCTION BYTE
P1 P0
A
C
K
D7
D6
D5 D4 D3
DATA BYTE
D2
D1
D0
A
C
K
S
T
O
P
FIGURE 9. DCP WRITE COMMAND SEQUENCE
8
FN8206.2
August 20, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| X9521V20I-A | IC DCP DUAL EEPROM MEM 20-TSSOP |
| X9522V20I-BT1 | IC DCP DUAL EEPROM MEM 20-TSSOP |
| X9523V20I-BT1 | IC DCP DUAL EEPROM MEM 20-TSSOP |
| X9525V20IT1 | IC DCP DUAL EEPROM MEM 20-TSSOP |
| X9530V14IZ | IC LASR CTRLR 1CHAN 5.5V 14TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X9520B20IB | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520B20I-B | 制造商:Intersil Corporation 功能描述:TRIPLE DCP POR EEPROM MEMORY 20CSP - Rail/Tube |
| X9520B20I-BT1 | 功能描述:IC LASR CTRLR 3CHAN 5.5V 20TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 激光驱动器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:60 系列:- 类型:激光二极管驱动器 数据速率:- 通道数:4 电源电压:3.3V 电流 - 电源:- 电流 - 调制:- 电流 - 偏置:- 工作温度:0°C ~ 70°C 封装/外壳:40-TQFN 裸露焊盘 供应商设备封装:40-TQFN EP 包装:托盘 安装类型:表面贴装 |
| X9520CZ6 WAF | 制造商:Intersil Corporation 功能描述: |
| X9520V20IA | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
发布紧急采购，3分钟左右您将得到回复。