参数资料
| 型号： | X9525V20IT1 |
| 厂商： | Intersil |
| 文件页数： | 8/26页 |
| 文件大小： | 0K |
| 描述： | IC DCP DUAL EEPROM MEM 20-TSSOP |
| 标准包装： | 2,500 |
| 类型： | 激光二极管控制器（光纤） |
| 通道数： | 2 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 电流 - 电源： | 1.5mA |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 带卷 (TR) |
| 安装类型： | 表面贴装 |
X9525
DCP Write Operation
A write to DCPx (x = 1,2) can be performed using
the three byte command sequence shown in Fig-
ure 9.
In order to perform a write operation on a particu-
The Data Byte determines the “wiper position”
(which FET switch of the DCP resistive array is
switched ON) of the DCP. The maximum value for
the Data Byte depends upon which DCP is being
addressed (see Table below).
lar DCP, the Write Enable Latch (WEL) bit of the
CONSTAT Register must first be set (See “BL1,
BL0: Block Lock protection bits - (Nonvolatile)” on
page 14.)
P1-P0
0 0
0 1
DCPx
x=1
# Taps Max. Data Byte
Reserved
100 Refer to APPENDIX 1
The Slave Address Byte 1010A 0 110 specifies that
a Write to a DCP is to be conducted. An
1
1
0
1
x=2
256
Reserved
FFh
ACKNOWLEDGE is returned by the X9525 after the
Slave Address, if it has been received correctly.
Next, an Instruction Byte is issued on SDA. Bits P1
and P0 of the Instruction Byte determine which
WCR is to be written, while the WT bit determines if
the Write is to be volatile or nonvolatile. If the
Instruction Byte format is valid, another
ACKNOWLEDGE is then returned by the X9525.
Following the Instruction Byte, a Data Byte is
issued to the X9525 over SDA. The Data Byte con-
tents is latched into the WCR of the DCP on the
first rising edge of the clock signal, after the LSB
of the Data Byte (D0) has been issued on SDA (See
Figure 27).
8
Using a Data Byte larger than the values specified
above results in the “wiper terminal” being set to
the highest tap position. The “wiper position”
does NOT roll-over to the lowest tap position.
For DCP2 (256 Tap), the Data Byte maps one to
one to the “wiper position” of the DCP “wiper ter-
minal”. Therefore, the Data Byte 00001111 (1510)
corresponds to setting the “wiper terminal” to tap
position 15. Similarly, the Data Byte 00011100
(2810) corresponds to setting the “wiper terminal”
to tap position 28. The mapping of the Data Byte to
“wiper position” data for DCP1 (100 Tap), is shown
in “APPENDIX 1” . An example of a simple C lan-
guage function which “translates” between the tap
position (decimal) and the Data Byte (binary) for
DCP1, is given in “APPENDIX 2” .
FN8210.2
September 21, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| X9530V14IZ | IC LASR CTRLR 1CHAN 5.5V 14TSSOP |
| XC5C-4822 | CONNECTOR 48POS RT-ANGL TERM DIN |
| XC6108N33AMR-G | IC SUPERVISOR 3.3V SOT25-5 |
| XC61CN2302MR-G | IC SUPERVISOR 2.3V SOT23-3 |
| XC61FN2212MR-G | IC VOLT DETECT SOT-23 N-CH |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X9525V20IZ | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Dual DCP, EEPROM Memory |
| X9530 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Temperature Compensated Laser Diode Controller |
| X9530_0511 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Temperature Compensated Laser Diode Controller |
| X9530B15I | 制造商:XICOR 制造商全称:Xicor Inc. 功能描述:Temperature Compensated Laser Diode Controller |
| X9530-B15I | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Temperature Compensated Laser Diode Controller |
发布紧急采购，3分钟左右您将得到回复。