参数资料
型号: XA3S500E-4FT256Q
厂商: Xilinx Inc
文件页数: 8/37页
文件大小: 0K
描述: IC FPGA SPARTAN-3E 256FPBGA
标准包装: 90
系列: Spartan®-3E XA
LAB/CLB数: 1164
逻辑元件/单元数: 10476
RAM 位总计: 368640
输入/输出数: 190
门数: 500000
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 125°C
封装/外壳: 256-LBGA
供应商设备封装: 256-FTBGA
DS635 (v2.0) September 9, 2009
Product Specification
16
R
Table 15: Setup and Hold Times for the IOB Input Path
Symbol
Description
Conditions
IFD_
DELAY_
VALUE
Device
-4
Speed
Grade
Units
Min
Setup Times
TIOPICK
Time from the setup of data at the Input
pin to the active transition at the ICLK input
of the Input Flip-Flop (IFF). No Input Delay
is programmed.
LVCMOS25(2),
IFD_DELAY_VALUE = 0
0All
2.12
ns
TIOPICKD
Time from the setup of data at the Input
pin to the active transition at the IFF’s ICLK
input. The Input Delay is programmed.
LVCMOS25(2),
IFD_DELAY_VALUE =
default software setting
2
XA3S100E
6.49
ns
3
XA3S250E
6.85
ns
2
XA3S500E
7.01
ns
5
XA3S1200E
8.67
ns
4
XA3S1600E
7.69
ns
Hold Times
TIOICKP
Time from the active transition at the IFF’s
ICLK input to the point where data must be
held at the Input pin. No Input Delay is
programmed.
LVCMOS25(2),
IFD_DELAY_VALUE = 0
0All
–0.76
ns
TIOICKPD
Time from the active transition at the IFF’s
ICLK input to the point where data must be
held at the Input pin. The Input Delay is
programmed.
LVCMOS25(2),
IFD_DELAY_VALUE =
default software setting
2
XA3S100E
–3.93
ns
3
XA3S250E
–3.51
ns
2
XA3S500E
–3.74
ns
5
XA3S1200E
–4.30
ns
4
XA3S1600E
–4.14
ns
Set/Reset Pulse Width
TRPW_IOB
Minimum pulse width to SR control input
on IOB
All
1.80
ns
Notes:
1.
The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in
2.
This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, add the
appropriate Input adjustment from Table 17.
3.
These hold times require adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, subtract
the appropriate Input adjustment from Table 17. When the hold time is negative, it is possible to change the data before the clock’s active
edge.
相关PDF资料
PDF描述
ASC10DTEH CONN EDGECARD 20POS .100 EYELET
AMM30DRSI-S288 CONN EDGECARD 60POS .156 EXTEND
ASM43DRYS CONN EDGECARD 86POS DIP .156 SLD
AMM30DRST CONN EDGECARD 60POS DIP .156 SLD
HMC44DRYI-S734 CONN EDGECARD 88POS DIP .100 SLD
相关代理商/技术参数
参数描述
XA3S500E-4FTG256I 功能描述:IC FPGA SPARTAN-3E 500K 256FTBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S500E-4FTG256Q 功能描述:IC FPGA SPARTAN-3E 500K 256FTBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S500E-4PQG208I 功能描述:IC FPGA SPARTAN-3E 500K 208-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S500E-4PQG208Q 功能描述:IC FPGA SPARTAN-3E 500K 208-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S50-4PQG208I 功能描述:IC FPGA SPARTAN-3 50K 208-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3 XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)