- 您现在的位置：买卖IC网 > PDF目录19902 > XC18V512PCG20C (Xilinx Inc)IC PROM REPROGR 512KB 20-PLCC PDF资料下载
参数资料
| 型号： | XC18V512PCG20C |
| 厂商： | Xilinx Inc |
| 文件页数： | 12/24页 |
| 文件大小： | 0K |
| 描述： | IC PROM REPROGR 512KB 20-PLCC |
| 标准包装： | 46 |
| 可编程类型： | 系统内可编程 |
| 存储容量： | 512kb |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 20-LCC（J 形引线） |
| 供应商设备封装： | 20-PLCC |
| 包装： | 管件 |
XC18V00 Series In-System-Programmable Configuration PROMs
DS026 (v5.2) January 11, 2008
Product Specification
2
R
Pinout and Pin Description
Table 1 provides a list of the pin names and descriptions for the 44-pin VQFP and PLCC and the 20-pin SOIC and PLCC
packages.
Table 1: Pin Names and Descriptions
Pin
Name
Boundary-
Scan Order
Function
Pin Description
44-pin VQFP
44-pin
PLCC
20-pin
SOIC &
PLCC
D0
4
DATA OUT
D0 is the DATA output pin to provide data for
configuring an FPGA in serial mode.
40
2
1
3OUTPUT
ENABLE
D1
6
DATA OUT
D0-D7 are the output pins to provide parallel
data for configuring a Xilinx FPGA in Slave
Parallel/SelectMAP mode.
D1-D7 remain in high-Z state when the PROM
operates in serial mode.
D1-D7 can be left unconnected when the
PROM is used in serial mode.
29
35
16
5OUTPUT
ENABLE
D2
2
DATA OUT
42
4
2
1OUTPUT
ENABLE
D3
8
DATA OUT
27
33
15
7OUTPUT
ENABLE
D4
24
DATA OUT
9
15
7(1)
23
OUTPUT
ENABLE
D5
10
DATA OUT
25
31
14
9OUTPUT
ENABLE
D6
17
DATA OUT
14
20
9
16
OUTPUT
ENABLE
D7
14
DATA OUT
19
25
12
13
OUTPUT
ENABLE
CLK
0
DATA IN
Each rising edge on the CLK input increments
the internal address counter if both CE is Low
and OE/RESET is High.
43
5
3
OE/
RESET
20
DATA IN
When Low, this input holds the address
counter reset and the DATA output is in a high-
Z state. This is a bidirectional open-drain pin
that is held Low while the PROM is reset.
Polarity is NOT programmable.
13
19
8
19
DATA OUT
18
OUTPUT
ENABLE
CE
15
DATA IN
When CE is High, the device is put into low-
power standby mode, the address counter is
reset, and the DATA pins are put in a high-Z
state.
15
21
10
CF
22
DATA OUT
Allows JTAG CONFIG instruction to initiate
FPGA configuration without powering down
FPGA. This is an open-drain output that is
pulsed Low by the JTAG CONFIG command.
10
16
7(1)
21
OUTPUT
ENABLE
相关PDF资料 |
PDF描述 |
|---|---|
| LT4250HCS8#TRPBF | IC CONTRLR HOTSWAP NEG 48V 8SOIC |
| XC18V512SO20C | IC PROM SRL CONFIG 512K 20-SOIC |
| T86E227M010EBAL | CAP TANT 220UF 10V 20% 2917 |
| XC18V512PC20C | IC PROM SRL CONFIG 512K 20-PLCC |
| TCJD226M025R0100 | CAP TANT 22UF 25V 20% 2917 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC18V512SO20 | 制造商:XILINX 制造商全称:XILINX 功能描述:In-System Programmable Configuration PROMs |
| XC18V512SO20C | 功能描述:IC PROM SRL CONFIG 512K 20-SOIC RoHS:否 类别:集成电路 (IC) >> 存储器 - 用于 FPGA 的配置 Proms 系列:- 产品变化通告:Product Discontinuation 28/Jul/2010 标准包装:98 系列:- 可编程类型:OTP 存储容量:300kb 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-TSOP 包装:管件 |
| XC18V512SO20C0100 | 制造商:Xilinx 功能描述: |
| XC18V512SO20C0901 | 制造商:Xilinx 功能描述: |
| XC18V512SO20C0936 | 制造商:Xilinx 功能描述: |
发布紧急采购，3分钟左右您将得到回复。