- 您现在的位置：买卖IC网 > PDF目录19503 > XC2C32A-4QFG32C (Xilinx Inc)IC CR-II CPLD 32MCELL 32-QFN PDF资料下载
参数资料
| 型号： | XC2C32A-4QFG32C |
| 厂商： | Xilinx Inc |
| 文件页数： | 5/16页 |
| 文件大小： | 0K |
| 描述： | IC CR-II CPLD 32MCELL 32-QFN |
| 标准包装： | 490 |
| 系列： | CoolRunner II |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 3.8ns |
| 电压电源 - 内部： | 1.7 V ~ 1.9 V |
| 逻辑元件/逻辑块数目： | 2 |
| 宏单元数： | 32 |
| 门数： | 750 |
| 输入/输出数： | 21 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN 裸露焊盘（5x5） |
| 包装： | 托盘 |
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
13
Product Specification
R
to be programmed at any time. All devices are shipped in
the erased state from the factory.
Applying power to a blank part might result in a higher cur-
rent flow as the part initializes. This behavior is normal and
might persist for approximately 2 seconds, depending on
the power supply ramp.
If the device is programmed, the device inputs and outputs
take on their configured states for normal operation. The
JTAG pins are enabled to allow device erasure or bound-
ary-scan tests at any time.
I/O Banking
CoolRunner-II CPLD XC2C32A and XC2C64A macrocell
parts support two VCCIO rails that can range from 3.3V
down to 1.5V operation. Two VCCIO rails are supported on
the 128 and 256 macrocell parts where outputs on each rail
can independently range from 3.3V down to 1.5V operation.
Four VCCIO rails are supported on the 384 and 512 macro-
cell parts. Any of the VCCIO rails can assume any one of the
VCCIO values of 1.5V, 1.8V, 2.5V, or 3.3V. Designers should
assign input and output voltages to a bank with VCCIO set at
the voltage range of that input or output voltage. The VCC
(internal supply voltage) for a CoolRunner-II CPLD must be
maintained within 1.8V ±5% for correct speed operation and
proper in system programming.
Mixed Voltage, Power Sequencing, and
Hot Plugging
As mentioned in I/O Banking, CoolRunner-II CPLD parts
support mixed voltage I/O signals. It is important to assign
signals to an I/O bank with the appropriate I/O voltage. Driv-
ing a high voltage into a low voltage bank can result in neg-
ative current flow through the power supply pins. The power
applied to the VCCIO and VCC pins can occur in any order
and the CoolRunner-II CPLD will not be damaged. For best
results, Xilinx recommends that VCCINT be applied before
VCCIO To ensure that the internal logic is correct before the
I/Os are active. CoolRunner-II CPLDs can reside on boards
where the board is inserted into a “live” connector (hot
plugged) and the parts will be well-behaved as if powering
up in a standard way.
Development System Support
Xilinx CoolRunner-II CPLDs are supported by all configura-
tions of Xilinx standard release development software as
well as the freely available ISE WebPACK software avail-
able from www.xilinx.com. Third party development tools
include synthesis tools from Cadence, Exemplar, Mentor
Graphics, Synplicity, and Synopsys.
ATE Support
Third party ATE development support is available for both
programming and board/chip level testing. Vendors provid-
ing this support include Agilent, GenRad, and Teradyne.
Other third party providers are expected to deliver solutions
in the future.
Figure 12: Device Behavior During Power Up
VCCINT
No
Power
3.8 V
(Typ)
0V
No
Power
Quiescent
State
Quiescent
State
User Operation
Initialization Transition of User Array
x382_10
1.3V
(Typ)
Table 8: I/O Power-Up Characteristics
Device Circuitry
Quiescent State
Erased Device Operation
Valid User Operation
IOB Bus-Hold/Weak Pullup
Weak Pull-up
Bus-Hold/Weak Pullup
Device Outputs
Disabled
As Configured
Device Inputs and Clocks
Disabled
As Configured
Function Block
Disabled
As Configured
JTAG Controller
Disabled
Enabled
相关PDF资料 |
PDF描述 |
|---|---|
| 8P09-N001 | CONN D-SUB 9POS PLUG SLD CUP |
| ADP3338AKC-1.5-RL | IC REG LDO 1.5V 1A SOT223 |
| MLP2012S3R3M | INDUCTOR MULTILAYER 3.3UH 0805 |
| ADSP-2101BPZ-100 | IC DSP SLG 16BIT 25MHZ 68-PLCC |
| ADSP-BF535PKBZ-300 | IC DSP CONTROLLER 16BIT 260 BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC2C32A-4VQ44C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 750 GATES 32 MCRCLLS 500MHZ 0.18UM 1.8V 4 - Trays 制造商:Xilinx 功能描述:IC CPLD 32MC 3.8NS 44VQFP 制造商:Xilinx 功能描述:IC CR-II CPLD 32MCELL 44-VQFP |
| XC2C32A-4VQG44C | 功能描述:IC CPLD 32MCELL 21 I/O 44-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:CoolRunner II 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XC2C32A-6CP56C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 750 GATES 32 MCRCLLS 300MHZ COMM 0.18UM 1 - Trays 制造商:Xilinx 功能描述:IC CPLD 32MC 5.5NS 56BGA 制造商:Xilinx 功能描述:IC CR-II CPLD 32MCELL 56-BGA |
| XC2C32A-6CP56I | 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 750 GATES 32 MCRCLLS 300MHZ IND 0.18UM 1. - Trays 制造商:Xilinx 功能描述:IC CPLD 32MC 5.5NS 56BGA 制造商:Xilinx 功能描述:IC CR-II CPLD 32MCELL 56-BGA |
| XC2C32A-6CPG56C | 功能描述:IC CR-II CPLD 32MCELL 56-CSBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:CoolRunner II 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。