- 您现在的位置：买卖IC网 > PDF目录19834 > XC2C64A-7VQG44C (Xilinx Inc)IC CR-II CPLD 64MCELL 44-VQFP PDF资料下载
参数资料
| 型号： | XC2C64A-7VQG44C |
| 厂商： | Xilinx Inc |
| 文件页数： | 10/16页 |
| 文件大小： | 0K |
| 描述： | IC CR-II CPLD 64MCELL 44-VQFP |
| 标准包装： | 160 |
| 系列： | CoolRunner II |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 6.7ns |
| 电压电源 - 内部： | 1.7 V ~ 1.9 V |
| 逻辑元件/逻辑块数目： | 4 |
| 宏单元数： | 64 |
| 门数： | 1500 |
| 输入/输出数： | 33 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-TQFP |
| 供应商设备封装： | 44-VQFP（10x10） |
| 包装： | 托盘 |
| 产品目录页面： | 600 (CN2011-ZH PDF) |
| 配用： | 122-1536-ND - KIT STARTER SPARTAN-3E 122-1532-ND - KIT DEVELOPMENT SPARTAN 3ADSP |
| 其它名称： | 122-1410 |
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
3
Product Specification
R
CoolRunner-II CPLD I/O standards.)
Architecture Description
CoolRunner-II CPLD is a highly uniform family of fast, low
power CPLDs. The underlying architecture is a traditional
CPLD architecture combining macrocells into Function
Blocks (FBs) interconnected with a global routing matrix,
the Xilinx Advanced Interconnect Matrix (AIM). The FBs use
a Programmable Logic Array (PLA) configuration which
allows all product terms to be routed and shared among any
of the macrocells of the FB. Design software can efficiently
synthesize and optimize logic that is subsequently fit to the
FBs and connected with the ability to utilize a very high per-
centage of device resources. Design changes are easily
and automatically managed by the software, which exploits
the 100% routability of the Programmable Logic Array within
each FB. This extremely robust building block delivers the
industry’s highest pinout retention, under very broad design
conditions. The architecture is explained in more detail with
the discussion of the underlying FBs, logic and intercon-
nect.
The design software automatically manages these device
resources so that users can express their designs using
completely generic constructs without knowledge of these
architectural details. More advanced users can take advan-
tage of these details to more thoroughly understand the
software’s choices and direct its results.
Figure 1 shows the high-level architecture whereby FBs
attach to pins and interconnect to each other within the
internal interconnect matrix. Each FB contains 16 macro-
cells. The BSC path is the JTAG Boundary Scan Control
Table 4: CoolRunner-II CPLD Family Features
XC2C32A
XC2C64A
XC2C128
XC2C256
XC2C384
XC2C512
IEEE 1532
I/O banks
2
4
Clock division
-
DualEDGE
Registers
DataGATE
-
LVTTL
LVCMOS33, 25,
18, and 15(1)
SSTL2_1
-
SSTL3_1
-
HSTL_1
-
Configurable
ground
Quadruple data
security
Open drain outputs
Hot plugging
Schmitt Inputs
1.
LVCMOS15 requires the use of Schmitt-trigger inputs.
相关PDF资料 |
PDF描述 |
|---|---|
| LCMXO640E-5M100C | IC PLD 640LUTS 74I/O 100-BGA |
| XC9572XL-10PCG44C | IC CPLD 72 MCELL C-TEMP 44-PLCC |
| RCM08DREI | CONN EDGECARD 16POS .156 EYELET |
| XC9572XL-10VQG44C | IC CPLD 72MCRCELL 10NS 44VQFP |
| MAX5086AATE/V+ | IC REG LDO 3.3V/ADJ .25A 16-TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC2C64A-7VQG44I | 功能描述:IC CR-II CPLD 64MCELL 44-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:CoolRunner II 标准包装:90 系列:ispMACH® 4A 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.5ns 电压电源 - 内部:4.75 V ~ 5.25 V 逻辑元件/逻辑块数目:- 宏单元数:64 门数:- 输入/输出数:48 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:100-LQFP 供应商设备封装:100-TQFP（14x14） 包装:托盘 |
| XC2C64SERIES | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CoolRunner-II CPLD |
| XC2JC101 | 制造商:Schneider Electric 功能描述:LIMIT SWITCH 600VDC 10AMP XC2J +OPTIONS 制造商:SCHNEIDER ELECTRIC 功能描述:Switch Access Limit Switch |
| XC2JC10111 | 制造商:Schneider Electric 功能描述:LIMIT SWITCH XC2JC10111 |
| XC2JC10131 | 制造商:Schneider Electric 功能描述:LIMIT SWITCH 600VAC 10A XC +OPT-(METRIC) 制造商:SCHNEIDER ELECTRIC 功能描述:Switch Access Limit Switch |
发布紧急采购，3分钟左右您将得到回复。