- 您现在的位置：买卖IC网 > PDF目录21989 > XC2S100-5TQG144C (Xilinx Inc)IC SPARTAN-II FPGA 100K 144-TQFP PDF资料下载
参数资料
| 型号： | XC2S100-5TQG144C |
| 厂商： | Xilinx Inc |
| 文件页数： | 9/99页 |
| 文件大小： | 0K |
| 描述： | IC SPARTAN-II FPGA 100K 144-TQFP |
| 标准包装： | 60 |
| 系列： | Spartan®-II |
| LAB/CLB数： | 600 |
| 逻辑元件/单元数： | 2700 |
| RAM 位总计： | 40960 |
| 输入/输出数： | 92 |
| 门数： | 100000 |
| 电源电压： | 2.375 V ~ 2.625 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 144-LQFP |
| 供应商设备封装： | 144-TQFP（20x20） |
| 产品目录页面： | 599 (CN2011-ZH PDF) |
| 其它名称： | 122-1305 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
17
R
Configuration
Configuration is the process by which the bitstream of a
design, as generated by the Xilinx software, is loaded into
the internal configuration memory of the FPGA. Spartan-II
devices support both serial configuration, using the
master/slave serial and JTAG modes, as well as byte-wide
configuration employing the Slave Parallel mode.
Configuration File
Spartan-II devices are configured by sequentially loading
frames of data that have been concatenated into a
configuration file. Table 8 shows how much nonvolatile
storage space is needed for Spartan-II devices.
It is important to note that, while a PROM is commonly used
to store configuration data before loading them into the
FPGA, it is by no means required. Any of a number of
different kinds of under populated nonvolatile storage
already available either on or off the board (i.e., hard drives,
FLASH cards, etc.) can be used. For more information on
configuration without a PROM, refer to XAPP098, The
Low-Cost, Efficient Serial Configuration of Spartan FPGAs.
Modes
Spartan-II devices support the following four configuration
modes:
Slave Serial mode
Master Serial mode
Slave Parallel mode
Boundary-scan mode
The Configuration mode pins (M2, M1, M0) select among
these configuration modes with the option in each case of
having the IOB pins either pulled up or left floating prior to
the end of configuration. The selection codes are listed in
Configuration through the boundary-scan port is always
available, independent of the mode selection. Selecting the
boundary-scan mode simply turns off the other modes. The
three mode pins have internal pull-up resistors, and default
to a logic High if left unconnected.
Table 8: Spartan-II Configuration File Size
Device
Configuration File Size (Bits)
XC2S15
197,696
XC2S30
336,768
XC2S50
559,200
XC2S100
781,216
XC2S150
1,040,096
XC2S200
1,335,840
Table 9: Configuration Modes
Configuration Mode
Preconfiguration
Pull-ups
M0M1M2
CCLK
Direction
Data Width
Serial DOUT
Master Serial mode
No
0
Out
1
Yes
001
Slave Parallel mode
Yes
0
1
0
In
8
No
011
Boundary-Scan mode
Yes
1
0
N/A
1
No
101
Slave Serial mode
Yes
1
0
In
1
Yes
No
111
Notes:
1.
During power-on and throughout configuration, the I/O drivers will be in a high-impedance state. After configuration, all unused I/Os
(those not assigned signals) will remain in a high-impedance state. Pins used as outputs may pulse High at the end of configuration
(see Answer 10504).
2.
If the Mode pins are set for preconfiguration pull-ups, those resistors go into effect once the rising edge of INIT samples the Mode
pins. They will stay in effect until GTS is released during startup, after which the UnusedPin bitstream generator option will determine
whether the unused I/Os have a pull-up, pull-down, or no resistor.
相关PDF资料 |
PDF描述 |
|---|---|
| TACR476M003H | CAP TANT 47UF 3V 20% 0805 |
| XC3S400A-4FTG256C | IC SPARTAN-3A FPGA 400K 256FTBGA |
| XC3S200AN-4FTG256C | IC SPARTAN-3AN FPGA 200K 256FTBG |
| TACR476M002R | CAP TANT 47UF 2V 20% 0805 |
| RMC44DRYI | CONN EDGECARD 88POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC2S100-5TQG144I | 制造商:Xilinx 功能描述:FPGA SPARTAN-II 100K GATES 2700 CELLS 263MHZ 2.5V 144TQFP EP - Trays 制造商:Xilinx 功能描述:XLXXC2S100-5TQG144I IC SYSTEM GATE |
| XC2S100-5VQ100C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-II 2.5V FPGA Family:Introduction and Ordering Information |
| XC2S100-5VQ100I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-II 2.5V FPGA Family:Introduction and Ordering Information |
| XC2S100-5VQG100C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-II FPGA Family |
| XC2S100-5VQG100I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-II FPGA Family |
发布紧急采购，3分钟左右您将得到回复。