参数资料
型号: XC2S15-6VQ100C
厂商: Xilinx Inc
文件页数: 14/99页
文件大小: 0K
描述: IC FPGA 2.5V C-TEMP 100-PQFP
标准包装: 90
系列: Spartan®-II
LAB/CLB数: 96
逻辑元件/单元数: 432
RAM 位总计: 16384
输入/输出数: 60
门数: 15000
电源电压: 2.375 V ~ 2.625 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 100-TQFP
供应商设备封装: 100-VQFP(14x14)
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
21
R
Slave Serial Mode
In Slave Serial mode, the FPGA’s CCLK pin is driven by an
external source, allowing FPGAs to be configured from
other logic devices such as microprocessors or in a
daisy-chain configuration. Figure 15 shows connections for
a Master Serial FPGA configuring a Slave Serial FPGA
from a PROM. A Spartan-II device in slave serial mode
should be connected as shown for the third device from the
left. Slave Serial mode is selected by a <11x> on the mode
pins (M0, M1, M2).
Figure 16 shows the timing for Slave Serial configuration.
The serial bitstream must be setup at the DIN input pin a
short time before each rising edge of an externally
generated CCLK.
Multiple FPGAs in Slave Serial mode can be daisy-chained
for configuration from a single source. The maximum
amount of data that can be sent to the DOUT pin for a serial
daisy chain is 220-1 (1,048,575) 32-bit words, or 33,554,400
bits, which is approximately 25 XC2S200 bitstreams. The
configuration bitstream of downstream devices is limited to
this size.
After an FPGA is configured, data for the next device is
routed to the DOUT pin. Data on the DOUT pin changes on
the rising edge of CCLK. Configuration must be delayed
until INIT pins of all daisy-chained FPGAs are High. For
more information, see "Start-up," page 19.
Notes:
1.
If the DriveDone configuration option is not active for any of the FPGAs, pull up DONE with a 330
Ω resistor.
Figure 15: Master/Slave Serial Configuration Circuit Diagram
Spartan-II
(Master Serial)
PROM
PROGRAM
M2
M0 M1
DOUT
CCLK
CLK
3.3V
DATA
CE
CEO
RESET/OE
DIN
INIT
DONE
PROGRAM
3.3 K
DS001_15_060608
GND
Vcc
3.3V
VCCO
VCCINT
2.5V
3.3V
2.5V
Spartan-II
(Slave)
DONE
INIT
PROGRAM
CCLK
DIN
DOUT
M2
M0 M1
GND
VCCO
VCCINT
相关PDF资料
PDF描述
AMM25DTKT-S288 CONN EDGECARD 50POS .156 EXTEND
XC2S15-5VQ100C IC FPGA 2.5V 96 CLB'S 100-VQFP
AMM24DSAI CONN EDGECARD 48POS R/A .156 SLD
XC2S15-5VQ100I IC FPGA 2.5V I-TEMP 100-VQFP
XC3S50A-5VQG100C IC FPGA SPARTAN-3A 50K 100-VQFP
相关代理商/技术参数
参数描述
XC2S15-6VQ100I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-II 2.5V FPGA Family:Introduction and Ordering Information
XC2S15-6VQG100C 制造商:Xilinx 功能描述:FPGA SPARTAN-II 15K GATES 432 CELLS 263MHZ 2.5V 100VTQFP - Trays
XC2S15-6VQG100I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-II FPGA Family
XC2S200 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-II FPGA Family
XC2S200-5 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecomm/Datacomm