参数资料
| 型号： | XC3SD3400A-5CS484C |
| 厂商： | Xilinx Inc |
| 文件页数： | 3/7页 |
| 文件大小： | 0K |
| 描述： | SPARTAN-3ADSP FPGA 3400K 484CSA |
| 产品培训模块： | Extended Spartan 3A FPGA Family |
| 标准包装： | 84 |
| 系列： | Spartan®-3A DSP |
| LAB/CLB数： | 5968 |
| 逻辑元件/单元数： | 53712 |
| RAM 位总计： | 2322432 |
| 输入/输出数： | 309 |
| 门数： | 3400000 |
| 电源电压： | 1.14 V ~ 1.26 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 484-FBGA，CSPBGA |
| 供应商设备封装： | 484-CSPBGA |
| 配用： | 122-1532-ND - KIT DEVELOPMENT SPARTAN 3ADSP |
Extended Spartan-3A Family Overview
DS706 (v1.1) February 2, 2011
Product Specification
3
R
Architectural Overview
The Extended Spartan-3A family architecture consists of
five fundamental programmable functional elements:
Configurable Logic Blocks (CLBs) contain flexible
Look-Up Tables (LUTs) that implement logic plus
storage elements used as flip-flops or latches. CLBs
perform a wide variety of logical functions as well as
store data.
Input/Output Blocks (IOBs) control the flow of data
between the I/O pins and the internal logic of the
device. IOBs support bidirectional data flow plus
3-state operation. Supports a variety of signal
standards, including several high-performance
differential standards. Double Data-Rate (DDR)
registers are included.
Block RAM provides data storage in the form of
18-Kbit dual-port blocks.
Multiplier or DSP48A Blocks accept two 18-bit binary
numbers as inputs and calculate the product. The
DSP48A blocks in the two largest members of the
Extended Spartan-3A family add an 18-bit pre-adder
and 48-bit accumulator.
Digital Clock Manager (DCM) Blocks provide self-
calibrating, fully digital solutions for distributing,
delaying, multiplying, dividing, and phase-shifting clock
signals.
Configuration
The Extended Spartan-3A family is programmed by loading
configuration data into robust, reprogrammable, static
CMOS configuration latches (CCLs) that collectively control
all functional elements and routing resources. The FPGA
configuration data is stored externally in a PROM or some
other nonvolatile medium, either on or off the board, or
stored within the FPGA in the nonvolatile Spartan-3AN
devices. After applying power, the configuration data is
written to the FPGA using any of eight different modes:
Master Serial from a Xilinx Platform Flash PROM
Serial Peripheral Interface (SPI) from an industry-
standard SPI serial flash
Internal SPI flash memory (Spartan-3AN devices)
Byte Peripheral Interface (BPI) Up from an industry-
standard x8 or x8/x16 parallel NOR flash
Slave Serial, typically downloaded from a processor
Slave Parallel, typically downloaded from a processor
Boundary Scan (JTAG), typically downloaded from a
processor or system tester
MultiBoot configuration
MultiBoot configuration allows two or more FPGA
configuration bitstreams to be stored in a single SPI serial
flash or a parallel NOR flash. The FPGA application controls
which configuration to load next and when to load it.
Additionally, each FPGA in the Extended Spartan-3A family
contains a unique, factory-programmed Device DNA
identifier useful for tracking purposes, anti-cloning designs,
or IP protection.
I/O Capabilities
The SelectIO interface of the Extended Spartan-3A family
supports many popular single-ended and differential
standards. Table 2 shows the maximum number of user
I/Os and input-only pins for each device/package
combination.
FPGAs in the Extended Spartan-3A family support the
following single-ended standards:
3.3V low-voltage TTL (LVTTL)
Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V,
1.5V, or 1.2V
3.3V PCI at 33 MHz or 66 MHz
HSTL I, II, and III at 1.5V and 1.8V, commonly used in
memory applications
SSTL I and II at 1.8V, 2.5V, and 3.3V, commonly used
for memory applications
FPGAs in the Extended Spartan-3A family support the
following differential standards:
LVDS, mini-LVDS, RSDS, and PPDS I/O at 2.5V or
3.3V
Bus LVDS I/O at 2.5V
TMDS I/O at 3.3V
Differential HSTL and SSTL I/O
LVPECL inputs at 2.5V or 3.3V
相关PDF资料 |
PDF描述 |
|---|---|
| 25LC160C-E/ST | IC SRL EEPROM 2KX8 2.5V 8-TSSOP |
| 25LC160C-E/MS | IC SRL EEPROM 2KX8 2.5V 8-MSOP |
| XC6SLX75-3FGG484C | IC FPGA SPARTAN 6 74K 484FGGBGA |
| 25AA640AX-I/ST | IC EEPROM 64KBIT 10MHZ 8TSSOP |
| XC6SLX75-3CSG484C | IC FPGA SPARTAN 6 74K 484CSGBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC3SD3400A-5CSG484C | 功能描述:SPARTAN-3ADSP FPGA 3400K 484CSA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan®-3A DSP 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA（27x27） |
| XC3SD3400A-5FG676C | 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan®-3A DSP 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA，FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC3SD3400A-5FGG676C | 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan®-3A DSP 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA，FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC40 DO NOT USE## | 制造商:Xilinx 功能描述: |
| XC40 DO NOT USE### | 制造商:Xilinx 功能描述: |
发布紧急采购，3分钟左右您将得到回复。