- 您现在的位置：买卖IC网 > PDF目录374990 > XC4005XL-2PQ208M (Xilinx, Inc.) XC4000E and XC4000X Series Field Programmable Gate Arrays PDF资料下载
参数资料
| 型号： | XC4005XL-2PQ208M |
| 厂商： | Xilinx, Inc. |
| 英文描述： | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| 中文描述： | XC4000E和XC4000X系列现场可编程门阵列 |
| 文件页数： | 2/4页 |
| 文件大小： | 21K |
| 代理商： | XC4005XL-2PQ208M |
2
XC4000E Logic Cell Array Family
IOB Clock Enable
The two flip-flops in each IOB have a common clock enable
input,which through configuration can be activated indi-
vidually for the input or output flip-flop or both. This clock
enable operates exactly like the EC pin on the XC4000
CLB. This makes the IOBs more versatile, and avoids the
need for clock gating.
Output Drivers
The output pull-up structure can be globally configured to
be either a TTL-like totem-pole (n-channel pull-up transis-
tor, pulling to a voltage one threshold below Vcc, just like
XC4000) or to be CMOS (p-channel pull-up transistor
pulling to Vcc). Also, the configurable pull-up resistor in
XC4000E is a p-channel transistor that pulls to Vcc,
whereas in XC4000 it is an n-channel transistor that pulls
to a voltage one threshold below Vcc.
Input Thresholds
The input thresholds can be globally configured for either
TTL ( 1.2 V threshold) or CMOS ( 2.5 V threshold ), just like
XC2000 and XC3000 inputs. Note that the two global
adjustments of input threshold and output level are inde-
pendent of each other.
Global Signal Access to Logic
There is additional access from global clocks to the F and
G function generator inputs.
Mode-Pin Pull-Up Resistors
During configuration, the three mode pins, M0, M1, and
M2, have weak pull-up resistors. For the most popular
configuration mode, Slave Serial, the mode pins can thus
be left unconnected.
For user mode, the three mode inputs can individually be
configured with or without weak pull-up or pull-down
resistors
The PROGRAM input pin has a permanent weak pull-up.
Soft Startup
Like XC3000A, the XC4000E family has “Soft Startup”.
When the configuration process is finished and the device
starts up in user mode, the first activation of the outputs is
automatically slew-rate limited. This avoids the potential
ground bounce when all outputs are turned on simulta-
neously. After start-up, the slew rate of the individual
outputs is, as in the XC4000 family, determined by the
individual configuration option.
XC4000E compared to XC4000
Any XC4000E device is a 100% compatible superset of the
equivalent XC4000 device, not only functionally, but also
electrically, and in pin-out and configuration bitstream.
The XC4000E devices have the following additional func-
tions, most of which are invoked through options in the
configuration bitstream:
Synchronous RAM
The two RAMs in any CLB can be changed to synchronous
write operation. In this synchronous mode, the internal
write operation is controlled by the same clock that drives
the flip-flops. The clock polarity is programmable for the
RAM (both F and G function generators together), but is
independent of the chosen flip-flop polarity. Address,
Data, and WE inputs are latched by this rising or falling
clock edge, and a short internal write pulse is generated
right after the clock edge. This self-timed write operation is
thus effectively edge-triggered.
The read operation is not affected by this change to a
synchronous write.
Dual-Port RAM
A separate option converts the 16 x 2 RAM in any CLB into
a 16 x 1 dual-port RAM. In this mode, any operation that
writes into the F-RAM, automatically also writes into the G-
RAM, using the F address. The G-address can, therefore,
not be used to write into the G-RAM.
The CLB can thus be used as an asymmetrical dual-port
RAM, with F being the read address for the F-RAM and the
write address for both F- and G-RAM, while G is the read
address for the G-RAM. Note that F and G can still be
independent read addresses, as they are in XC4000. The
two RAMs together have one read/write port using the F
address, and one read-only port using the G address.
Each CLB can be configured as function generators either
asynchronous single-port, synchronous single-port, or
synchronous dual-port.
H-Function Generator
In XC4000E, the H function generator is more versatile. Its
inputs can come not only from the F and G function
generators but also from up to three control input lines.
The H function generator can be totally or partially inde-
pendent of the other two function generators.
相关PDF资料 |
PDF描述 |
|---|---|
| XC4005XL-3PC84C | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4005XL-3PC84I | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4005XL-3PC84M | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4005XL-3PQ100I | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4005XL-3PQ100M | XC4000E and XC4000X Series Field Programmable Gate Arrays |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC4005XL-2TQ144C | 功能描述:IC FPGA C-TEMP 3.3V 2SPD 144TQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XC4005XL-2TQ144C0262 | 制造商:Xilinx 功能描述: |
| XC4005XL-2TQ144I | 功能描述:IC FPGA I-TEMP 3.3V 2SPD 144TQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XC4005XL-2TQ144M | 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4005XL-2VQ100C | 功能描述:IC FPGA C-TEMP 3.3V 2SP 100VQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
发布紧急采购，3分钟左右您将得到回复。