参数资料
型号: XC4013E-4BG225C
厂商: Xilinx Inc
文件页数: 35/68页
文件大小: 0K
描述: IC FPGA C-TEMP 5V 4SPD 225-PBGA
产品变化通告: Product Discontinuation 28/Jul/2010
标准包装: 40
系列: XC4000E/X
LAB/CLB数: 576
逻辑元件/单元数: 1368
RAM 位总计: 18432
输入/输出数: 192
门数: 13000
电源电压: 4.75 V ~ 5.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 225-BBGA
供应商设备封装: 225-PBGA
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-44
May 14, 1999 (Version 1.6)
Instruction Set
The XC4000 Series boundary scan instruction set also
includes instructions to congure the device and read back
the conguration data. The instruction set is coded as
shown in Table 17.
Bit Sequence
The bit sequence within each IOB is: In, Out, 3-State. The
input-only M0 and M2 mode pins contribute only the In bit
to the boundary scan I/O data register, while the out-
put-only M1 pin contributes all three bits.
The rst two bits in the I/O data register are TDO.T and
TDO.O, which can be used for the capture of internal sig-
nals. The nal bit is BSCANT.UPD, which can be used to
drive an internal net. These locations are primarily used by
Xilinx for internal testing.
From a cavity-up view of the chip (as shown in XDE or
Epic), starting in the upper right chip corner, the boundary
scan data-register bits are ordered as shown in Figure 42.
The device-specic pinout tables for the XC4000 Series
include the boundary scan locations for each IOB pin.
BSDL (Boundary Scan Description Language) les for
XC4000 Series devices are available on the Xilinx FTP site.
Including Boundary Scan in a Schematic
If boundary scan is only to be used during conguration, no
special schematic elements need be included in the sche-
matic or HDL code. In this case, the special boundary scan
pins TDI, TMS, TCK and TDO can be used for user func-
tions after conguration.
To indicate that boundary scan remain enabled after cong-
uration, place the BSCAN library symbol and connect the
TDI, TMS, TCK and TDO pad symbols to the appropriate
pins, as shown in Figure 43.
Even if the boundary scan symbol is used in a schematic,
the input pins TMS, TCK, and TDI can still be used as
inputs to be routed to internal logic. Care must be taken not
to force the chip into an undesired boundary scan state by
inadvertently applying boundary scan input patterns to
these pins. The simplest way to prevent this is to keep TMS
High, and then apply whatever signal is desired to TDI and
TCK.
D
Q
D
Q
IOB
M
U
X
BYPASS
REGISTER
IOB
TDO
TDI
IOB
1
0
1
0
1
0
1
0
1
0
sd
LE
DQ
D
Q
D
Q
1
0
1
0
1
0
1
0
DQ
LE
sd
LE
DQ
sd
LE
DQ
IOB
D
Q
1
0
DQ
LE
sd
IOB.T
DATA IN
IOB.I
IOB.Q
IOB.T
IOB.I
SHIFT/
CAPTURE
CLOCK DATA
REGISTER
DATAOUT
UPDATE
EXTEST
X9016
INSTRUCTION REGISTER
Figure 41: XC4000 Series Boundary Scan Logic
Product Obsolete or Under Obsolescence
相关PDF资料
PDF描述
XC4010XL-3PQ100I IC FPGA I-TEMP 3.3V 3SPD 100PQFP
XC4010XL-3PQ100C IC FPGA C-TEMP 3.3V 3SPD 100PQFP
HSM24DREF CONN EDGECARD 48POS .156 EYELET
FMC35DREF-S13 CONN EDGECARD 70POS .100 EXTEND
IDT70V9369L12PF IC SRAM 288KBIT 12NS 100TQFP
相关代理商/技术参数
参数描述
XC4013E-4BG225I 功能描述:IC FPGA I-TEMP 5V 4SPD 225-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA,FCBGA 供应商设备封装:900-FCBGA(31x31) 其它名称:122-1789
XC4013E-4BG240C 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013E-4BG240I 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013E-4BG240M 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013E-4CB228B 制造商:Xilinx 功能描述: