- 您现在的位置：买卖IC网 > PDF目录300146 > XC4013XL-2PQ208I (XILINX INC) XC4000E and XC4000X Series Field Programmable Gate Arrays PDF资料下载
参数资料
| 型号： | XC4013XL-2PQ208I |
| 厂商： | XILINX INC |
| 元件分类： | FPGA |
| 英文描述： | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| 中文描述： | FPGA, 576 CLBS, 10000 GATES, 179 MHz, PQFP208 |
| 文件页数： | 10/16页 |
| 文件大小： | 69K |
| 代理商： | XC4013XL-2PQ208I |
R
DS005 (v. 1.8 October 18, 1999 - Product Specication
6-75
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
XC4000XL A.C. Characteristics
Testing of the switching parameters is modeled after testing methods specied by MIL-M-38510/605. All devices are 100%
functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are
representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB ip-ops are clocked by the global clock net.
When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven
from the same global clock, the delay is longer. For more specic, more precise, and worst-case guaranteed data, reecting
the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System)
and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static
timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction
temperature. Values apply to all XC4000XL devices and are expressed in nanoseconds unless otherwise noted.
Global Low Skew Buffer to Clock K
Speed Grade
All
-3
-2
-1
-09
-08
Units
Description
Symbol
Device
Min
Max
Delay from pad through GLS buffer to
any clock input, K
TGLS
XC4002XL
XC4005XL
XC4010XL
XC4013XL
XC4020XL
XC4028XL
XC4036XL
XC4044XL
XC4052XL
XC4062XL
XC4085XL
0.3
0.4
0.5
0.6
0.7
0.9
1.1
1.2
1.3
1.4
1.6
2.1
2.7
3.2
3.6
4.0
4.4
4.8
5.3
5.7
6.3
7.2
1.8
2.3
2.8
3.1
3.5
3.8
4.2
4.6
5.0
5.4
6.2
1.6
2.0
2.4
2.7
3.0
3.3
3.6
4.0
4.5
4.7
5.7
1.5
1.9
2.3
2.6
2.9
3.2
3.5
3.9
4.4
4.6
5.5
2.3
3.1
4.0
ns
相关PDF资料 |
PDF描述 |
|---|---|
| XC4013XL-1BG256C | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-1BG256I | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-1PQ208C | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-1PQ208I | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-1PQ240C | XC4000E and XC4000X Series Field Programmable Gate Arrays |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC4013XL-2PQ208M | 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL-2PQ240C | 功能描述:IC FPGA C-TEMP 3.3V 2SPD 240PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XC4013XL-2PQ240I | 功能描述:IC FPGA I-TEMP 3.3V 2SPD 240PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA，FCBGA 供应商设备封装:900-FCBGA（31x31） 其它名称:122-1789 |
| XC4013XL-2PQ240M | 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL3BG256C | 制造商:Xilinx 功能描述: |
发布紧急采购，3分钟左右您将得到回复。