参数资料
型号: XC4VLX60-10FFG1148C
厂商: Xilinx Inc
文件页数: 50/58页
文件大小: 0K
描述: IC FPGA VIRTEX-4 60K 1148-FBGA
标准包装: 1
系列: Virtex®-4 LX
LAB/CLB数: 6656
逻辑元件/单元数: 59904
RAM 位总计: 2949120
输入/输出数: 640
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 1148-BBGA,FCBGA
供应商设备封装: 1148-FCPBGA(35x35)
其它名称: 122-1493
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
54
02/03/06
1.11
Revised the speed specification requirements in Switching Characteristics, page 12, with
parameter changes in Table 54 and Table 56. Added Note 7 to Table 2. Added to the IRPU
and IRPD specifications in Table 3. Changed LVCMOS18 to meet the JEDEC specification in
Table 7. Inserted notes into Table 8, Table 9, and Table 10. Corrected note 1 in Table 11. In
Table 12, revised Common Mode Input Voltage Range (VICM) typical from 800 mV to
600 mV and added a new Note 1. Also in Table 12, changed Common Mode Voltage
specification from 95mV to 950mV. Changed performance numbers in Table 23. Removed
the typical specification for TDJ from Table 26. Added note 2 to Table 27. In Table 35, added
maximum to TIDELAYCTRLCO_RDY, and a new parameter TIDELAYPAT_JIT. Revised Note 1 in
Table 43. Added note 5 to Table 45. Revised notes 3 and 5 in Table 50. Changed the
CLKIN_FREQ_PMCD_CLKA_MAX -12 specification in Table 53. Changed the
TBUFIO_MAX_FREQ specification in Table 59. Changed the information in the Production
03/22/06
1.12
Modified second paragraph in Power-On Power Supply Requirements. Added/Changed
numbers for ICCINTMIN, ICCAUXMIN, and ICCOMIN, and added Note 2 (Table 5). Changed the
typ value of the DC Parameter, Common Mode Input Voltage Range from 600 MV to
800 MV in Table 12. Added three DC parameters to Table 12, Input Common-Mode Voltage
(VICMC), Peak-to-Peak Differential Input Voltage (VIDIFF), and Differential Input Resistance
(RIN). Changed the SPI4.2 entry for -11 from 900 Mb/s to 1 Gb/s in Table 13. Added Note 3
to Table 15. Reduced the maximum frequency from 322 MHz to 250 MHz (in Table 25 and
Table 26). Added Note 5 to Table 40.
06/01/06
1.13
Changed VIN and VTS values and added notes to Table 1, page 1. Removed -11X speed
grade from Table 14. Updated to speed specification v1.60. Removed -11X speed grade,
changed the -12 and -11 speed grade to 6.5 Gb/s, and deleted Note 1 in Table 23, page 16.
Deleted first condition and changed second condition to 2.5 Gb/s to 6.5 Gb/s for Reference
Clock total jitter, peak-peak (TGJTT) in Table 24, page 16. Changed the max value for Serial
data rate FGTX to 6.5 Gb/s. Deleted first condition and changed second condition to
2.5 Gb/s to 6.5 Gb/s for Serial data output deterministic jitter (TDJ) and deleted first
condition and changed second condition to 2.5 Gb/s to 6.5 Gb/s for Serial data output
random jitter (TRJ), both in Table 26, page 18.
06/23/06
1.14.1
Virtex-4 FPGA Electrical Characteristics, page 1: removed paragraph on that introduced
the -11x for XC4VFX devices. Table 3, page 3: added new values for ICCAUXRX, ICCAUXTX,
ICCCAUXMGT, ITTX, ITRX, and new notes 2 and 3. Table 4, page 4: added new symbols and
for values ICCAUXRX, ICCAUXTX, ITTX , ITRX,IAUMGT and new notes 4 and 5. Table 12,
page 11: changed DC parameters and values and added note. Table 14: changed speed
designations for the XC4VFX devices. Table 24, page 16 and Table 25, page 17, for most
characteristics: changed conditions, speed grade (typ and max) values, and units. Table 26,
page 18, for most characteristics: changed conditions, speed grade (typ and max) values,
and units. Updated notes. Table 43, page 36: removed the Tcnfig symbol, values, and note
1. Note 2 is now Note 1, and the reference has also been changed. Table 50, page 42:
removed Input Signal Requirements. Table 54, page 44, Table 55, page 45, Table 56,
page 46, Table 57, page 47, and Table 58, page 48: corrected large speed numbers to N/A.
08/23/06
1.15
Table 24, page 16: changed value for Reference Clock Rise/Fall Time (TRCLK; TFCLK) from
65 ps Typ to 400 ps Max. Table 35, page 29: changed the speeds specification for the -12,
-11, and -10 Speed Grades for TIDELAYRESOLUTION, deleted row for
TIDELAYRESOLUTION_ERR and added row for TIDELAYTOTAL_ERR. Table 39, page 32: changed
the speeds specification for -12 Speed Grades, Sequential Delay characteristics: TREG,
TREGXB, TREGYB, TCKSH, and TREGF5. Table 65, page 52: added stepping information for
Virtex-4 FX devices.
Date
Version
Revisions
相关PDF资料
PDF描述
XCV405E-6BG560C IC FPGA 1.8V C-TEMP 560-MBGA
HMC43DRAS CONN EDGECARD 86POS R/A .100 SLD
AMM36DSEN CONN EDGECARD 72POS .156 EYELET
AMM36DSEH CONN EDGECARD 72POS .156 EYELET
AMM36DRTN CONN EDGECARD 72POS DIP .156 SLD
相关代理商/技术参数
参数描述
XC4VLX60-10FFG1148I 功能描述:IC FPGA VIRTEX-4 LX 60K 1148FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-4 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX60-10FFG668C 功能描述:IC FPGA VIRTEX-4 60K 668-FCBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-4 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX60-10FFG668I 功能描述:IC FPGA VIRTEX-4 LX 60K 668FCBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-4 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX60-11FF1148C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 59904 CELLS 90NM 1.2V 1148FCBGA - Trays
XC4VLX60-11FF1148I 功能描述:IC FPGA VIRTEX-4LX 1148FFBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-4 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5