参数资料
型号: XC5204-4BG352C
厂商: Xilinx, Inc.
英文描述: Field Programmable Gate Arrays
中文描述: 现场可编程门阵列
文件页数: 31/73页
文件大小: 598K
代理商: XC5204-4BG352C
R
November 5, 1998 (Version 5.2)
7-119
XC5200 Series Field Programmable Gate Arrays
7
Notes:
1. Peripheral Synchronous mode can be considered Slave Parallel mode. An external CCLK provides timing, clocking in the
first data byte on the second rising edge of CCLK after INIT goes high. Subsequent data bytes are clocked in on every
eighth consecutive rising edge of CCLK.
2. The RDY/BUSY line goes High for one CCLK period after data has been clocked in, although synchronous operation does
not require such a response.
3. The pin name RDY/BUSY is a misnomer. In synchronous peripheral mode this is really an ACKNOWLEDGE signal.
4.Note that data starts to shift out serially on the DOUT pin 0.5 CCLK periods after it was loaded in parallel. Therefore,
additional CCLK pulses are clearly required after the last byte has been loaded.
Figure 34: Synchronous Peripheral Mode Programming Switching Characteristics
0
DOUT
CCLK
1
2
345
6
7
BYTE
0
BYTE
1
BYTE 0 OUT
BYTE 1 OUT
RDY/BUSY
INIT
1
0
X6096
TCCL
D0 - D7
TIC
TCD
TDC
1
2
3
Description
Symbol
Min
Max
Units
CCLK
INIT (High) setup time
1
TIC
5
s
D0 - D7 setup time
2
TDC
60
ns
D0 - D7 hold time
3
TCD
0ns
CCLK High time
TCCH
50
ns
CCLK Low time
TCCL
60
ns
CCLK Frequency
FCC
8MHz
相关PDF资料
PDF描述
XC5204-4HQ208C Field Programmable Gate Arrays
XC5204-4HQ240C Field Programmable Gate Arrays
XC5204-5VQ64C Field Programmable Gate Arrays
XC5204-6BG225C Field Programmable Gate Arrays
XC5204-6BG352C Field Programmable Gate Arrays
相关代理商/技术参数
参数描述
XC5204-4HQ208C 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays
XC5204-4HQ240C 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays
XC5204-4PC84C 制造商:Xilinx 功能描述:
XC5204-4PC84I 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
XC5204-4PG156C 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays