参数资料
| 型号： | XC5204-6PC84C |
| 厂商： | Xilinx Inc |
| 文件页数： | 5/73页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 120 CLB'S 84-PLCC |
| 产品变化通告： | XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010 |
| 标准包装： | 15 |
| 系列： | XC5200 |
| LAB/CLB数： | 120 |
| 逻辑元件/单元数： | 480 |
| 输入/输出数： | 65 |
| 门数： | 6000 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 84-LCC（J 形引线） |
| 供应商设备封装： | 84-PLCC |
| 其它名称： | 122-1133 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页
R
November 5, 1998 (Version 5.2)
7-95
XC5200 Series Field Programmable Gate Arrays
7
Matrix through a hierarchy of different-length metal seg-
ments in both the horizontal and vertical directions. A pro-
grammable interconnect point (PIP) establishes an electri-
cal connection between two wire segments. The PIP, con-
sisting of a pass transistor switch controlled by a memory
element, provides bidirectional (in some cases, unidirec-
tional) connection between two adjoining wires. A collec-
tion of PIPs inside the General Routing Matrix and in the
Local Interconnect Matrix provides connectivity between
various types of metal segments. A hierarchy of PIPs and
associated routing segments combine to provide a power-
ful interconnect hierarchy:
Forty bidirectional single-length segments per CLB
provide ten routing channels to each of the four
neighboring CLBs in four directions.
Sixteen bidirectional double-length segments per CLB
provide four routing channels to each of four other
(non-neighboring) CLBs in four directions.
Eight horizontal and eight vertical bidirectional Longline
Figure 15: XC5200 Interconnect Structure
X4963
Versa-
Block
GRM
Single-length Lines
Double-length Lines
Direct Connects
Longlines and Global Lines
1
Six Levels of Routing Hierarchy
1
2
3
4
5
2
3
4
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Local Interconnect Matrix
Logic Cell Feedthrough
Path (Contained within each
Logic Cell)
LIM
5
6
CLB
Direct Connects
TS
LIM
4
LC3
LC2
LC1
LC0
4
44
24
6
GRM
Product Obsolete or Under Obsolescence
相关PDF资料 |
PDF描述 |
|---|---|
| ABB108DHFT | CONN EDGECARD 216POS .050 SMD |
| HMC65DRTS-S93 | CONN EDGECARD 130PS DIP .100 SLD |
| XC5202-6PQ100C | IC FPGA 64 CLB'S 100-PQFP |
| A1225A-1PQG100C | IC FPGA 2500 GATES 100-PQFP COM |
| A1225A-PQ100I | IC FPGA 2500 GATES 100-PQFP IND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC5204-6PC84I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
| XC5204-6PG156C | 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays |
| XC5204-6PG191C | 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays |
| XC5204-6PG223C | 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays |
| XC5204-6PG299C | 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays |
发布紧急采购，3分钟左右您将得到回复。