收藏本站
参数资料
型号： XC5204-6PG223C
厂商： Xilinx, Inc.
英文描述： Field Programmable Gate Arrays
中文描述： 现场可编程门阵列
文件页数： 42/73页
文件大小： 598K
代理商： XC5204-6PG223C
R
November 5, 1998 (Version 5.2)
7-129
XC5200 Series Field Programmable Gate Arrays
7
XC5200 CLB Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark
timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more
detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used
in the simulator.
Speed Grade
-6
-5
-4
-3
Description
Symbol
Min
(ns)
Max
(ns)
Min
(ns)
Max
(ns)
Min
(ns)
Max
(ns)
Min
(ns)
Max
(ns)
Combinatorial Delays
F inputs to X output
T
ILO
5.6
4.6
3.8
3.0
F inputs via transparent latch to Q
T
ITO
8.0
6.6
5.4
4.3
DI inputs to DO output (Logic-Cell
Feedthrough)
T
IDO
4.3
3.5
2.8
2.4
F inputs via F5_MUX to DO output
T
IMO
7.2
5.8
5.0
4.3
Carry Delays
Incremental delay per bit
T
CY
0.7
0.6
0.5
Carry-in overhead from DI
T
CYDI
1.8
1.6
1.5
1.4
Carry-in overhead from F
T
CYL
3.7
3.2
2.9
2.4
Carry-out overhead to DO
T
CYO
4.0
3.2
2.5
2.1
Sequential Delays
Clock (CK) to out (Q) (Flip-Flop)
T
CKO
5.8
4.9
4.0
Gate (Latch enable) going active to out (Q)
T
GO
9.2
7.4
5.9
5.5
Set-up Time Before Clock (CK)
F inputs
T
ICK
2.3
1.8
1.4
1.3
F inputs via F5_MUX
T
MICK
3.8
3.0
2.5
2.4
DI input
T
DICK
0.8
0.5
0.4
CE input
T
EICK
1.6
1.2
0.9
Hold Times After Clock (CK)
F inputs
T
CKI
00
0
F inputs via F5_MUX
T
CKMI
00
0
DI input
T
CKDI
00
0
CE input
T
CKEI
00
0
Clock Widths
Clock High Time
T
CH
6.0
Clock Low Time
T
CL
6.0
Toggle Frequency (MHz) (Note 3)
FTOG
83
Reset Delays
Width (High)
T
CLRW
6.0
Delay from CLR to Q (Flip-Flop)
T
CLR
7.7
6.3
5.1
4.0
Delay from CLR to Q (Latch)
T
CLRL
6.5
5.2
4.2
3.0
Global Reset Delays
Width (High)
T
GCLRW
6.0
Delay from internal GR to Q
T
GCLR
14.7
12.1
9.1
8.0
Note: 1. The CLB K to Q output delay (TCKO) of any CLB, plus the shortest possible interconnect delay, is always longer than the
Data In hold-time requirement (TCKDI) of any CLB on the same die.
2. Timing is based upon the XC5215 device. For other devices, see Timing Calculator.
3. Maximum flip-flop toggle rate for export control purposes.
相关PDF资料
PDF描述
XC5204-6PG299C Field Programmable Gate Arrays
XC5204-6PQ208C Field Programmable Gate Arrays
XC5204-6PQ240C Field Programmable Gate Arrays
XC5204-6TQ176C Field Programmable Gate Arrays
XC5204-6VQ64C Field Programmable Gate Arrays
相关代理商/技术参数
参数描述
XC5204-6PG299C 制造商:XILINX 制造商全称:XILINX 功能描述:Field Programmable Gate Arrays
XC5204-6PQ100C 功能描述:IC FPGA 120 CLB'S 100-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC5200 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55）
XC5204-6PQ100I 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
XC5204-6PQ160C 功能描述:IC FPGA 120 CLB'S 160-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC5200 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55）
XC5204-6PQ160I 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*