- 您现在的位置：买卖IC网 > PDF目录4197 > XC5VFX130T-2FFG1738C (Xilinx Inc)IC FPGA VIRTEX-5FX 130K 1738FBGA PDF资料下载
参数资料
| 型号： | XC5VFX130T-2FFG1738C |
| 厂商： | Xilinx Inc |
| 文件页数： | 7/13页 |
| 文件大小： | 0K |
| 描述： | IC FPGA VIRTEX-5FX 130K 1738FBGA |
| 标准包装： | 1 |
| 系列： | Virtex®-5 FXT |
| LAB/CLB数： | 10240 |
| 逻辑元件/单元数： | 131072 |
| RAM 位总计： | 10985472 |
| 输入/输出数： | 840 |
| 电源电压： | 0.95 V ~ 1.05 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 1738-BBGA，FCBGA |
| 供应商设备封装： | 1738-FCBGA |
| 配用： | 568-5088-ND - BOARD DEMO DAC1408D750 HW-V5-ML510-G-ND - BOARD EVAL FOR VIRTEX-5 ML510 |
Virtex-5 Family Overview
DS100 (v5.0) February 6, 2009
Product Specification
3
R
Virtex-5 FPGA Logic
On average, one to two speed grade improvement over
Virtex-4 devices
Cascadable 32-bit variable shift registers or 64-bit
distributed memory capability
Superior routing architecture with enhanced diagonal
routing supports block-to-block connectivity with
minimal hops
Up to 330,000 logic cells including:
Up to 207,360 internal fabric flip-flops with clock enable
(XC5VLX330)
Up to 207,360 real 6-input look-up tables (LUTs) with
greater than 13 million total LUT bits
Two outputs for dual 5-LUT mode gives enhanced
utilization
Logic expanding multiplexers and I/O registers
550 MHz Clock Technology
Up to six Clock Management Tiles (CMTs)
Each CMT contains two DCMs and one PLL—up to
eighteen total clock generators
Flexible DCM-to-PLL or PLL-to-DCM cascade
Precision clock deskew and phase shift
Flexible frequency synthesis
Multiple operating modes to ease performance trade-off
decisions
Improved maximum input/output frequency
Fine-grained phase shifting resolution
Input jitter filtering
Low-power operation
Wide phase shift range
Differential clock tree structure for optimized low-jitter
clocking and precise duty cycle
32 global clock networks
Regional, I/O, and local clocks in addition to global
clocks
SelectIO Technology
Up to 1,200 user I/Os
Wide selection of I/O standards from 1.2V to 3.3V
Extremely high-performance
Up to 800 Mb/s HSTL and SSTL
(on all single-ended I/Os)
Up to 1.25 Gb/s LVDS (on all differential I/O pairs)
True differential termination on-chip
Same edge capture at input and output I/Os
Extensive memory interface support
550 MHz Integrated Block Memory
Up to 16.4 Mbits of integrated block memory
36-Kbit blocks with optional dual 18-Kbit mode
True dual-port RAM cells
Independent port width selection (x1 to x72)
Up to x36 total per port for true dual port operation
Up to x72 total per port for simple dual port operation
(one Read port and one Write port)
Memory bits plus parity/sideband memory support for
x9, x18, x36, and x72 widths
Configurations from 32K x 1 to 512 x 72
(8K x 4 to 512 x 72 for FIFO operation)
Multirate FIFO support logic
Full and Empty flag with fully programmable Almost Full
and Almost Empty flags
Synchronous FIFO support without Flag uncertainty
Optional pipeline stages for higher performance
Byte-write capability
Dedicated cascade routing to form 64K x 1 memory
without using FPGA routing
Integrated optional ECC for high-reliability memory
requirements
Special reduced-power design for 18 Kbit (and below)
operation
550 MHz DSP48E Slices
25 x 18 two’s complement multiplication
Optional pipeline stages for enhanced performance
Optional 48-bit accumulator for multiply accumulate
(MACC) operation with optional accumulator cascade
to 96-bits
Integrated adder for complex-multiply or multiply-add
operation
Optional bitwise logical operation modes
Independent C registers per slice
Fully cascadable in a DSP column without external
routing resources
ChipSync Source-Synchronous
Interfacing Logic
Works in conjunction with SelectIO technology to
simplify source-synchronous interfaces
Per-bit deskew capability built into all I/O blocks
(variable delay line on all inputs and outputs)
Dedicated I/O and regional clocking resources (pins
and trees)
Built-in data serializer/deserializer logic with
corresponding clock divider support in all I/O
Networking/telecommunication interfaces up to
1.25 Gb/s per I/O
相关PDF资料 |
PDF描述 |
|---|---|
| AYM40DTMT-S189 | CONN EDGECARD 80POS R/A .156 SLD |
| AGM40DTMT-S189 | CONN EDGECARD 80POS R/A .156 SLD |
| IDT71016S20YGI8 | IC SRAM 1MBIT 20NS 44SOJ |
| XC4VLX160-11FFG1148C | IC FPGA VIRTEX-4LX 160K 1148FBGA |
| XC4VLX160-10FFG1148I | IC FPGA VIRTEX-4LX 160K 1148FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC5VFX130T-2FFG1738CES | 制造商:Xilinx 功能描述: |
| XC5VFX130T-2FFG1738I | 功能描述:IC FPGA VIRTEX-5FX 130K 1738FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex®-5 FXT 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55） |
| XC5VFX130T-3FF1738C | 制造商:Xilinx 功能描述:FPGA VIRTEX-5 COMM 65NM 1V 1738FCBGA - Trays 制造商:Xilinx 功能描述:IC FPGA 840 I/O 1738FCBGA 制造商:Xilinx 功能描述:IC FPGA VIRTEX5FX 130K 1738BGA |
| XC5VFX130T-3FFG1738C | 功能描述:IC FPGA VIRTEX 5 130K 1738FFGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex®-5 FXT 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55） |
| XC5VFX200T | 制造商:XILINX 制造商全称:XILINX 功能描述:Virtex-5 Family Overview |
发布紧急采购，3分钟左右您将得到回复。