参数资料
型号: XC5VLX30-3FFG676C
厂商: Xilinx Inc
文件页数: 51/91页
文件大小: 0K
描述: IC FPGA VIRTEX-5 30K 676FBGA
标准包装: 1
系列: Virtex®-5 LX
LAB/CLB数: 2400
逻辑元件/单元数: 30720
RAM 位总计: 1179648
输入/输出数: 400
电源电压: 0.95 V ~ 1.05 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 676-BBGA,FCBGA
供应商设备封装: 676-FCBGA(27x27)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
55
PLL Switching Characteristics
Table 74: PLL Specification
Symbol
Description
Speed Grade
Units
-3
-2
-1
FINMAX
Maximum Input Clock Frequency
710
645
MHz
FINMIN
Minimum Input Clock Frequency
19
MHz
FINJITTER
Maximum Input Clock Period Jitter
<20% of clock input period or 1 ns Max
FINDUTY
Allowable Input Duty Cycle: 19—49 MHz
25/75
%
Allowable Input Duty Cycle: 50—199 MHz
30/70
%
Allowable Input Duty Cycle: 200—399 MHz
35/65
%
Allowable Input Duty Cycle: 400—499 MHz
40/60
%
Allowable Input Duty Cycle: >500 MHz
45/55
%
FVCOMIN
Minimum PLL VCO Frequency
400
MHz
FVCOMAX
Maximum PLL VCO Frequency
1440
1200
1000
MHz
FBANDWIDTH
Low PLL Bandwidth at Typical(1)
11
1
MHz
High PLL Bandwidth at Typical(1)
44
4
MHz
TSTAPHAOFFSET
Static Phase Offset of the PLL Outputs
120
ps
TOUTJITTER
PLL Output Jitter(2)
Note 1
TOUTDUTY
PLL Output Clock Duty Cycle Precision(3)
±150
±200
ps
TLOCKMAX
PLL Maximum Lock Time(4)
100
s
FOUTMAX
PLL Maximum Output Frequency for LX20T devices
N/A
667
600
MHz
PLL Maximum Output Frequency for LX30, LX30T, LX50,
LX50T, LX85, LX85T, LX110, LX110T, SX35T, SX50T, FX30T,
and FX70Tdevices
710
667
600
MHz
PLL Maximum Output Frequency for LX155, LX155T, and
FX100T devices
650
600
550
MHz
PLL Maximum Output Frequency for FX130T devices
550
500
450
MHz
PLL Maximum Output Frequency for LX220, LX220T, LX330,
LX330T, SX95T, SX240T, TX150T, TX240T, and FX200T
devices
N/A
500
450
MHz
FOUTMIN
PLL Minimum Output Frequency(5)
3.125
MHz
TEXTFDVAR
External Clock Feedback Variation
< 20% of clock input period or 1 ns Max
RSTMINPULSE
Minimum Reset Pulse Width
5
ns
FPFDMAX
Maximum Frequency at the Phase Frequency Detector
550
500
450
MHz
FPFDMIN
Minimum Frequency at the Phase Frequency Detector
19
MHz
TFBDELAY
Maximum External Delay in the Feedback Path
3 ns Max or one CLKIN cycle
Notes:
1.
The PLL does not filter typical spread spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2.
Values for this parameter are available in the Architecture Wizard.
3.
Includes global clock buffer.
4.
The LOCK signal must be sampled after TLOCKMAX. The LOCK signal is invalid after configuration or reset until the TLOCKMAX time has
expired.
5.
Calculated as FVCO/128 assuming output duty cycle is 50%.
相关PDF资料
PDF描述
XC5VLX30-3FF676C IC FPGA VIRTEX-5 30K 676FBGA
SST38VF6403-90-5C-B3KE IC FLASH MPF 64MBIT 90NS 48TFBGA
SST38VF6402-90-5I-B3KE IC FLASH MPF 64MBIT 90NS 48TFBGA
SST38VF6401-90-5C-B3KE IC FLASH MPF 64MBIT 90NS 48TFBGA
SST38VF6402-90-5C-B3KE IC FLASH MPF 64MBIT 90NS 48TFBGA
相关代理商/技术参数
参数描述
XC5VLX30T 制造商:XILINX 制造商全称:XILINX 功能描述:Virtex-5 Family Overview
XC5VLX30T-1FF323C 制造商:Xilinx 功能描述:FPGA VIRTEX-5 30720 CELLS 65NM 1V 323FCFBGA - Trays 制造商:Xilinx 功能描述:IC FPGA 172 I/O 323FCBGA 制造商:Xilinx 功能描述:IC FPGA VIRTEX5LX 20K 323-FCBGA
XC5VLX30T-1FF323I 功能描述:IC FPGA VIRTEX-5LXT 323FFBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-5 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX30T-1FF665C 制造商:Xilinx 功能描述:FPGA VIRTEX-5 30720 CELLS 65NM 1V 665FCBGA - Trays 制造商:Xilinx 功能描述:IC FPGA 360 I/O 665FCBGA 制造商:Xilinx 功能描述:IC FPGA VIRTEX5LX 20K 665-FCBGA
XC5VLX30T-1FF665CES 制造商:Xilinx 功能描述: