参数资料
型号: XC5VLX330-1FFG1760C
厂商: Xilinx Inc
文件页数: 39/91页
文件大小: 0K
描述: IC FPGA VIRTEX-5 330K 1760FBGA
标准包装: 1
系列: Virtex®-5 LX
LAB/CLB数: 25920
逻辑元件/单元数: 331776
RAM 位总计: 10616832
输入/输出数: 1200
电源电压: 0.95 V ~ 1.05 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 1760-BBGA,FCBGA
供应商设备封装: 1760-FCBGA
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML525-UNI-G-ND - EVAL PLATFORM ROCKET IO VIRTEX-5
HW-AFX-FF1760-500-G-ND - BOARD DEV VIRTEX 5 FF1760
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
44
Input/Output Delay Switching Characteristics
CLB Switching Characteristics
Table 64: Input/Output Delay Switching Characteristics
Symbol
Description
Speed Grade
Units
-3
-2
-1
IDELAYCTRL
TIDELAYCTRLCO_RDY
Reset to Ready for IDELAYCTRL
3.00
s
FIDELAYCTRL_REF
REFCLK frequency
200.00
MHz
IDELAYCTRL_REF_PRECISION
REFCLK precision
±10
MHz
TIDELAYCTRL_RPW
Minimum Reset pulse width
50.00
ns
IODELAY
TIDELAYRESOLUTION
IODELAY Chain Delay Resolution
1/(64 x FREF x1e6)(1)
ps
TIDELAYPAT_JIT
Pattern dependent period jitter in delay chain
for clock pattern
000
Note 2
Pattern dependent period jitter in delay chain
for random data pattern (PRBS 23)
±5
Note 2
TIODELAY_CLK_MAX
Maximum frequency of CLK input to IODELAY
300
250
MHz
TIODCCK_CE / TIODCKC_CE
CE pin Setup/Hold with respect to CK
0.29
–0.06
0.34
–0.06
0.42
–0.06
ns
TIODCK_INC/ TIODCKC_INC
INC pin Setup/Hold with respect to CK
0.18
0.02
0.20
0.04
0.24
0.06
ns
TIODCK_RST/ TIODCKC_RST
RST pin Setup/Hold with respect to CK
0.25
–0.12
0.28
–0.12
0.33
–0.12
ns
TIODDO_T
TSCONTROL delay to MUXE/MUXF switching
and through IODELAY
Note 3
TIODDO_IDATAIN
Propagation delay through IODELAY
Note 3
TIODDO_ODATAIN
Propagation delay through IODELAY
Note 3
Notes:
1.
Average Tap Delay at 200 MHz = 78 ps.
2.
Units in ps, peak-to-peak per tap, in High Performance mode.
3.
Delay depends on IODELAY tap setting. See TRACE report for actual values.
Table 65: CLB Switching Characteristics
Symbol
Description
Speed Grade
Units
-3
-2
-1
Combinatorial Delays
TILO
An – Dn LUT address to A
0.08
0.09
0.10
ns, Max
An – Dn LUT address to AMUX/CMUX
0.20
0.22
0.25
ns, Max
An – Dn LUT address to BMUX_A
0.31
0.35
0.40
ns, Max
TITO
An – Dn inputs to A – D Q outputs
0.67
0.77
0.90
ns, Max
TAXA
AX inputs to AMUX output
0.39
0.44
0.53
ns, Max
TAXB
AX inputs to BMUX output
0.46
0.52
0.61
ns, Max
TAXC
AX inputs to CMUX output
0.31
0.36
0.42
ns, Max
TAXD
AX inputs to DMUX output
0.55
0.62
0.73
ns, Max
TBXB
BX inputs to BMUX output
0.36
0.41
0.48
ns, Max
TBXD
BX inputs to DMUX output
0.45
0.51
0.59
ns, Max
相关PDF资料
PDF描述
AYM43DTBH CONN EDGECARD 86POS R/A .156 SLD
IDT71V016SA20BFI IC SRAM 1MBIT 20NS 48FBGA
ASM43DTBH CONN EDGECARD 86POS R/A .156 SLD
IDT71V016SA15BFI IC SRAM 1MBIT 15NS 48FBGA
AGM43DTBH CONN EDGECARD 86POS R/A .156 SLD
相关代理商/技术参数
参数描述
XC5VLX330-1FFG1760I 功能描述:IC FPGA VIRTEX-5 330K 1760FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-5 LX 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
XC5VLX330-2FF1760C 功能描述:IC FPGA VIRTEX-5 330K 1760FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-5 LX 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
XC5VLX330-2FF1760CES 制造商:Xilinx 功能描述:
XC5VLX330-2FFG1760C 功能描述:IC FPGA VIRTEX-5 330K 1760FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-5 LX 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
XC5VLX330T 制造商:XILINX 制造商全称:XILINX 功能描述:Virtex-5 Family Overview