参数资料
| 型号： | XC5VLX50-2FF324C |
| 厂商： | Xilinx Inc |
| 文件页数： | 11/91页 |
| 文件大小： | 0K |
| 描述： | IC FPGA VIRTEX-5 50K 324FBGA |
| 标准包装： | 1 |
| 系列： | Virtex®-5 LX |
| LAB/CLB数： | 3600 |
| 逻辑元件/单元数： | 46080 |
| RAM 位总计： | 1769472 |
| 输入/输出数： | 220 |
| 电源电压： | 0.95 V ~ 1.05 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 324-BBGA，FCBGA |
| 供应商设备封装： | 324-FCBGA（19x19） |
| 配用： | 568-5088-ND - BOARD DEMO DAC1408D750 HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5 HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5 HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5 HW-AFX-FF324-500-G-ND - BOARD DEV VIRTEX 5 FF324 HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET 122-1508-ND - EVALUATION PLATFORM VIRTEX-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
19
GTX_DUAL Tile Specifications
GTX_DUAL Tile DC Characteristics
Table 36: Absolute Maximum Ratings for GTX_DUAL Tiles
Symbol
Description
Units
MGTAVCCPLL
Analog supply voltage for the GTX_DUAL shared PLL relative to GND
–0.5 to 1.1
V
MGTAVTTTX
Analog supply voltage for the GTX_DUAL transmitters relative to GND
–0.5 to 1.32
V
MGTAVTTRX
Analog supply voltage for the GTX_DUAL receivers relative to GND
–0.5 to 1.32
V
MGTAVCC
Analog supply voltage for the GTX_DUAL common circuits relative to GND
–0.5 to 1.1
V
MGTAVTTRXC
Analog supply voltage for the resistor calibration circuit of the GTX_DUAL
column
–0.5 to 1.32
V
Notes:
1.
Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied.
Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
Table 37: Recommended Operating Conditions for GTX_DUAL Tiles(1)(2)
Symbol
Description
Min
Max
Units
MGTAVCCPLL(1)
Analog supply voltage for the GTX_DUAL shared PLL relative to GND
0.95
1.05
V
MGTAVTTTX(1)
Analog supply voltage for the GTX_DUAL transmitters relative to GND
1.14
1.26
V
MGTAVTTRX(1)
Analog supply voltage for the GTX_DUAL receivers relative to GND
1.14
1.26
V
MGTAVCC(1)
Analog supply voltage for the GTX_DUAL common circuits relative to GND
0.95
1.05
V
MGTAVTTRXC(1) Analog supply voltage for the resistor calibration circuit of the GTX_DUAL
column
1.14
1.26
V
Notes:
1.
Each voltage listed requires the filter circuit described in UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide.
2.
Voltages are specified for the temperature range of TJ = –40°C to +100°C.
Table 38: DC Characteristics Over Recommended Operating Conditions for GTX_DUAL Tiles(1)
Symbol
Description
Min
Typ
Max
Units
IMGTAVTTTX
GTX_DUAL tile transmitter termination supply current(2)
43.3
86.3
mA
IMGTAVCCPLL
GTX_DUAL tile shared PLL supply current
38.0
99.4
mA
IMGTAVTTRXC
GTX_DUAL tile resistor termination calibration supply current
0.1
0.5
mA
IMGTAVTTRX
GTX_DUAL tile receiver termination supply current(3)
40.3
56.5
mA
IMGTAVCC
GTX_DUAL tile internal analog supply current
80.5
179.5
mA
MGTRREF
Precision reference resistor for internal calibration termination
59.0 ± 1% tolerance
Ω
Notes:
1.
Typical values are specified at nominal voltage, 25°C, with a 3.2 Gb/s line rate.
2.
ICC numbers are given per GTX_DUAL tile with both GTX transceivers operating with default settings.
3.
AC coupled TX/RX link.
4.
Values for currents other than the values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER
Analyzer (XPA) tools.
相关PDF资料 |
PDF描述 |
|---|---|
| ABB55DHBD | CONN EDGECARD 110PS R/A .050 SLD |
| XCV400E-7BG432C | IC FPGA 1.8V C-TEMP 432-MBGA |
| XCV400E-6FG676I | IC FPGA 1.8V I-TEMP 676-FBGA |
| XCV400E-6BG560I | IC FPGA 1.8V I-TEMP 560-MBGA |
| HSC17DTEI | CONN EDGECARD 34POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC5VLX50-2FF324I | 功能描述:IC FPGA VIRTEX-5 50K 324FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex®-5 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA，FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC5VLX50-2FF676C | 功能描述:IC FPGA VIRTEX-5 50K 676FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex®-5 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA，FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC5VLX50-2FF676CES | 制造商:Xilinx 功能描述: |
| XC5VLX50-2FF676I | 功能描述:IC FPGA VIRTEX-5 50K 676FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex®-5 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA，FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC5VLX50-2FFG1153C | 功能描述:IC FPGA VIRTEX-5 50K 1153FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex®-5 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA，FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
发布紧急采购，3分钟左右您将得到回复。