- 您现在的位置：买卖IC网 > PDF目录4199 > XC6VSX315T-2FFG1759C (Xilinx Inc)IC FPGA VIRTEX 6 314K 1759FFGBGA PDF资料下载
参数资料
| 型号： | XC6VSX315T-2FFG1759C |
| 厂商： | Xilinx Inc |
| 文件页数： | 7/11页 |
| 文件大小： | 0K |
| 描述： | IC FPGA VIRTEX 6 314K 1759FFGBGA |
| 产品培训模块： | Virtex-6 FPGA Overview |
| 产品变化通告： | Virtex-6 FIFO Input Logic Reset 18/Apr/2011 |
| 标准包装： | 1 |
| 系列： | Virtex® 6 SXT |
| LAB/CLB数： | 24600 |
| 逻辑元件/单元数： | 314880 |
| RAM 位总计： | 25952256 |
| 输入/输出数： | 720 |
| 电源电压： | 0.95 V ~ 1.05 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 1759-BBGA，FCBGA |
| 供应商设备封装： | 1759-FCBGA |
Virtex-6 Family Overview
DS150 (v2.4) January 19, 2012
Product Specification
5
Clock Management
Each Virtex-6 FPGA has up to nine clock management tiles (CMTs), each consisting of two mixed-mode clock managers
(MMCMs), which are PLL based.
Phase-Locked Loop
The MMCM can serve as a frequency synthesizer for a wider range of frequencies and as a jitter filter for incoming clocks.
The heart of the MMCM is a voltage-controlled oscillator (VCO) with a frequency from 600 MHz up to 1600 MHz, spanning
more than one octave. There are three sets of programmable frequency dividers (D, M, and O).
The pre-divider D (programmable by configuration) reduces the input frequency and feeds one input of the traditional PLL
phase/frequency comparator. The feedback divider (programmable by configuration) acts as a multiplier because it divides
the VCO output frequency before feeding the other input of the phase comparator. D and M must be chosen appropriately
to keep the VCO within its specified frequency range.
The VCO has eight equally-spaced output phases (0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315°). Each can be selected to
drive one of the seven output dividers, O0 to O6 (each programmable by configuration to divide by any integer from 1 to 128).
MMCM Programmable Features
The MMCM has three input-jitter filter options: low bandwidth, high bandwidth, or optimized mode. Low-bandwidth mode has
the best jitter attenuation but not the smallest phase offset. High-bandwidth mode has the best phase offset, but not the best
jitter attenuation. Optimized mode allows the tools to find the best setting.
The MMCM can have a fractional counter in either the feedback path (acting as a multiplier) or in one output path. Fractional
counters allow non-integer increments of 1/8 and can thus increase frequency synthesis capabilities by a factor of 8.
The MMCM can also provide fixed or dynamic phase shift in small increments that depend on the VCO frequency. At
600 MHz the phase-shift timing increment is 30 ps; at 1600 MHz, it is 11.5 ps.
Clock Distribution
Each Virtex-6 FPGA provides five different types of clock lines (BUFG, BUFR, BUFIO, BUFH, and the high-performance
clock) to address the different clocking requirements of high fanout, short propagation delay, and extremely low skew.
Global Clock Lines
In each Virtex-6 FPGA, 32 global-clock lines have the highest fanout and can reach every flip-flop clock, clock enable,
set/reset, as well as many logic inputs. There are 12 global clock lines within any region. Global clock lines can be driven by
global clock buffers, which can also perform glitchless clock multiplexing and the clock enable function. Global clocks are
often driven from the CMT, which can completely eliminate the basic clock distribution delay.
Regional Clocks
Regional clocks can drive all clock destinations in their region as well as the region above and below. A region is defined as
any area that is 40 I/O and 40 CLB high and half the chip wide. Virtex-6 FPGAs have between 6 and 18 regions. There are
6 regional clock tracks in every region. Each regional clock buffer can be driven from either of four clock-capable input pins,
and its frequency can optionally be divided by any integer from 1 to 8.
I/O Clocks
I/O clocks are especially fast and serve only I/O logic and serializer/deserializer (SerDes) circuits, as described in the I/O
Logic section. Virtex-6 devices have a high-performance direct connection from the MMCM to the I/O directly for low-jitter,
high-performance interfaces.
相关PDF资料 |
PDF描述 |
|---|---|
| XC5VLX110T-3FFG1738C | IC FPGA VIRTEX-5 110K 1738FBGA |
| XC5VLX110T-2FFG1738I | IC FPGA VIRTEX-5 110K 1738FBGA |
| XC2V4000-5BFG957I | IC FPGA VIRTEX-II 957FCBGA |
| XC2V4000-6FFG1517C | IC FPGA VIRTEX-II 4M 1517-FBGA |
| XC2V4000-6FFG1152C | IC FPGA VIRTEX-II 4M 1152-FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC6VSX315T-2FFG1759I | 功能描述:IC FPGA VIRTEX 6 314K 1759FFGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex® 6 SXT 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55） |
| XC6VSX315T-3FF1156C | 制造商:Xilinx 功能描述:VIRTEX6SXT - Trays 制造商:Xilinx 功能描述:IC FPGA 600 I/O 1156FCBGA |
| XC6VSX315T-3FF1759C | 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 FAMILY 314880 CELLS 40NM (CMOS) TECHNOLOGY 1V - Trays 制造商:Xilinx 功能描述:IC FPGA 720 I/O 1759FCBGA |
| XC6VSX315T-3FFG1156C | 功能描述:IC FPGA VIRTEX 6 314K 1156FFGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex® 6 SXT 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55） |
| XC6VSX315T-3FFG1759C | 功能描述:IC FPGA VIRTEX 6 314K 1759FFGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Virtex® 6 SXT 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55） |
发布紧急采购，3分钟左右您将得到回复。