- 您现在的位置：买卖IC网 > PDF目录19575 > XC95108-10PQ100I (Xilinx Inc)IC CPLD 108 MCELL I-TEMP 100PQFP PDF资料下载
参数资料
| 型号： | XC95108-10PQ100I |
| 厂商： | Xilinx Inc |
| 文件页数： | 1/10页 |
| 文件大小： | 0K |
| 描述： | IC CPLD 108 MCELL I-TEMP 100PQFP |
| 产品变化通告： | Product Discontinuation 26/Oct/2011 |
| 标准包装： | 66 |
| 系列： | XC9500 |
| 可编程类型： | 系统内可编程（最少 10,000 次编程/擦除循环） |
| 最大延迟时间 tpd(1)： | 10.0ns |
| 电压电源 - 内部： | 4.5 V ~ 5.5 V |
| 逻辑元件/逻辑块数目： | 6 |
| 宏单元数： | 108 |
| 门数： | 2400 |
| 输入/输出数： | 81 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-BQFP |
| 供应商设备封装： | 100-QFP（14x20） |
| 包装： | 托盘 |
DS066 (v5.0) May 17, 2013
1
Product Specification
1998, 2003–2006, 2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –
Features
7.5 ns pin-to-pin logic delays on all pins
fCNT to 125 MHz
108 macrocells with 2,400 usable gates
Up to 108 user I/O pins
5V in-system programmable
-
Endurance of 10,000 program/erase cycles
-
Program/erase over full commercial voltage and
temperature range
Enhanced pin-locking architecture
Flexible 36V18 Function Block
-
90 product terms drive any or all of 18 macrocells
within Function Block
-
Global and product term clocks, output enables,
set and reset signals
Extensive IEEE Std 1149.1 boundary-scan (JTAG)
support
Programmable power reduction mode in each
macrocell
Slew rate control on individual outputs
User programmable ground pin capability
Extended pattern security features for design
protection
High-drive 24 mA outputs
3.3V or 5V I/O capability
Advanced CMOS 5V FastFLASH technology
Supports parallel programming of more than one
XC9500 concurrently
Available in 84-pin PLCC, 100-pin PQFP, 100-pin
TQFP, and 160-pin PQFP packages
Description
The XC95108 is a high-performance CPLD providing
advanced in-system programming and test capabilities for
general purpose logic integration. It is comprised of eight
36V18 Function Blocks, providing 2,400 usable gates with
propagation delays of 7.5 ns. See Figure 2 for the architec-
ture overview.
Power Management
Power dissipation can be reduced in the XC95108 by con-
figuring macrocells to standard or low-power modes of
operation. Unused macrocells are turned off to minimize
power dissipation.
Operating current for each design can be approximated for
specific operating conditions using the following equation:
ICC (mA) = MCHP (1.7) + MCLP (0.9) + MC (0.006 mA/MHz) f
Where:
MCHP = Macrocells in high-performance mode
MCLP = Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
Figure 1 shows a typical calculation for the XC95108
device.
0
XC95108 In-System
Programmable CPLD
DS066 (v5.0) May 17, 2013
05
Product Specification
R
Figure 1: Typical ICC vs. Frequency for XC95108
Clock Frequency (MHz)
Typical
I
CC
(mA)
050
100
(180)
(250)
(170)
200
300
100
High Performance
Low Power
DS066_01_110501
相关PDF资料 |
PDF描述 |
|---|---|
| 180-062-202L031 | CONN DB62 FEMALE HD SLD CUP TIN |
| EEC36DRXI | CONN EDGECARD 72POS DIP .100 SLD |
| VI-B5R-CW-B1 | CONVERTER MOD DC/DC 7.5V 100W |
| VI-20F-CY-F3 | CONVERTER MOD DC/DC 72V 50W |
| XC9536-15VQ44C | IC CPLD 36 MACROCELL 44-VQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC95108-10PQ100I/0692 | 制造商:Xilinx 功能描述: |
| XC9510810PQ106CES | 制造商:XILINX 功能描述:* |
| XC95108-10PQ160C | 功能描述:IC CPLD 108 MCELL C-TEMP 160PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:XC9500 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XC9510810PQ160C0167 | 制造商:Xilinx 功能描述: |
| XC95108-10PQ160C0586 | 制造商:Xilinx 功能描述: |
发布紧急采购，3分钟左右您将得到回复。