- 您现在的位置：买卖IC网 > PDF目录19834 > XC9536XL-5VQG44C (Xilinx Inc)IC CPLD 36 MCELL 3.3V 44-VQFP PDF资料下载
参数资料
| 型号： | XC9536XL-5VQG44C |
| 厂商： | Xilinx Inc |
| 文件页数： | 4/5页 |
| 文件大小： | 0K |
| 描述： | IC CPLD 36 MCELL 3.3V 44-VQFP |
| 标准包装： | 160 |
| 系列： | XC9500XL |
| 可编程类型： | 系统内可编程（最少 10,000 次编程/擦除循环） |
| 最大延迟时间 tpd(1)： | 5.0ns |
| 电压电源 - 内部： | 3 V ~ 3.6 V |
| 逻辑元件/逻辑块数目： | 2 |
| 宏单元数： | 36 |
| 门数： | 800 |
| 输入/输出数： | 34 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-TQFP |
| 供应商设备封装： | 44-VQFP（10x10） |
| 包装： | 托盘 |
| 产品目录页面： | 600 (CN2011-ZH PDF) |
| 其它名称： | 122-1465 |
XA9500XL Automotive CPLD Product Family
4
DS108-1 (v1.7) April 3, 2007
Product Specification
R
7. Do not drive I/Os pins above the VCCIO assigned to its
I/O bank.
a. The current flow can go into VCCIO and affect a user
voltage regulator.
b. It can also increase undesired leakage current
associated with the device.
c. If done for too long, it can reduce the life of the
device.
8. Do not rely on the I/O states before the CPLD
configures.
9. Use a voltage regulator which can provide sufficient
current during device power up. As a rule of thumb, the
regulator needs to provide at least three times the peak
current while powering up a CPLD in order to guarantee
the CPLD can configure successfully.
10. Ensure external JTAG terminations for TMS, TCK, TDI,
TDO comply with IEEE 1149.1. All Xilinx CPLDs have
internal weak pull-ups of ~50 k
Ω on TDI, TMS, and
TCK.
11. Attach all CPLD VCC and GND pins in order to have
necessary power and ground supplies around the
CPLD.
12. Decouple all VCC and VCCIO pins with capacitors of
0.01
μF and 0.1 μF closest to the pins for each
VCC/VCCIO-GND pair.
Recommendations
The following recommendations are for all automotive appli-
cations.
1. Use strict synchronous design (only one clocking event)
if possible. A synchronous system is more robust than
an asynchronous one.
2. Include JTAG stakes on the PCB. JTAG stakes can be
used to test the part on the PCB. They add benefit in
reprogramming part on the PCB, inspecting chip
internals with INTEST, identifying stuck pins, and
inspecting programming patterns (if not secured).
3. XA9500XL Automotive CPLDs work with any power
sequence, but it is preferable to power the VCCI
(internal VCC) before the VCCIO for the applications in
which any glitches from device I/Os are unwanted.
4. Do not disregard report file warnings. Software
identifies potential problems when compiling, so the
report file is worth inspecting to see exactly how your
design is mapped onto the logic.
5. Understand the Timing Report. This report file provides
a speed summary along with warnings. Read the timing
file (*.tim) carefully. Analyze key signal chains to
determine limits to given clock(s) based on logic
analysis.
6. Review Fitter Report equations. Equations can be
shown in ABEL-like format, or can also be displayed in
Verilog or VHDL formats. The Fitter Report also
includes switch settings that are very informative of
other device behaviors.
7. Let design software define pinouts if possible. Xilinx
CPLD software works best when it selects the I/O pins
and manages resources for users. It can spread signals
around and improve pin-locking. If users must define
pins, plan resources in advance.
8. Perform a post-fit simulation for all speeds to identify
any possible problems (such as race conditions) that
might occur when fast-speed silicon is used instead of
slow-speed silicon.
9. Distribute SSOs (Simultaneously Switching Outputs)
evenly around the CPLD to reduce switching noise.
10. Terminate high speed outputs to eliminate noise caused
by very fast rising/falling edges.
相关PDF资料 |
PDF描述 |
|---|---|
| NWE32DHHN-T921 | CONN PCI EXPRESS 64POS VERT PCB |
| MAX5087BATE+T | IC REG LDO 5V/ADJ .4A 16-TQFN |
| CWR15FK105KBLZ | CAP TANT 1UF 10V 10% 0603 |
| LCMXO640C-5M100C | IC PLD 640LUTS 74I/O 100-BGA |
| NWE18DHHN-T911 | CONN PCI EXPRESS 36POS VERT PCB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC9536XL-5VQG64C | 功能描述:IC CPLD 36MCELL 5NS 64-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:XC9500XL 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XC9536XL-7CS48C | 功能描述:IC CPLD 36 MCELL C-TEMP 48-CSP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:XC9500XL 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XC9536XL-7CS48I | 制造商:Xilinx 功能描述:CPLD XC9500XL 800 GATES 36 MCRCLLS 125MHZ 0.35UM 3.3V 48CSBG - Trays |
| XC9536XL-7CSG48C | 功能描述:IC CPLD 36MCELL 7.5NS 48-CSBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:XC9500XL 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XC9536XL-7CSG48I | 功能描述:IC CPLD 36MCELL 7.5NS 48-CSBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:XC9500XL 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。