- 您现在的位置：买卖IC网 > PDF目录300147 > XC9572XL-10CSG48C (XILINX INC) High Performance CPLD PDF资料下载
参数资料
| 型号： | XC9572XL-10CSG48C |
| 厂商： | XILINX INC |
| 元件分类： | PLD |
| 英文描述： | High Performance CPLD |
| 中文描述： | FLASH PLD, 10 ns, PBGA48 |
| 封装： | LEAD FREE, CSP-48 |
| 文件页数： | 1/10页 |
| 文件大小： | 199K |
| 代理商： | XC9572XL-10CSG48C |
DS057 (v2.0) April 3, 2007
1
Product Specification
2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
Features
5 ns pin-to-pin logic delays
System frequency up to 178 MHz
72 macrocells with 1,600 usable gates
Available in small footprint packages
-
44-pin PLCC (34 user I/O pins)
-
44-pin VQFP (34 user I/O pins)
-
48-pin CSP (38 user I/O pins)
-
64-pin VQFP (52 user I/O pins)
-
100-pin TQFP (72 user I/O pins)
-
Pb-free available for all packages
Optimized for high-performance 3.3V systems
-
Low power operation
-
5V tolerant I/O pins accept 5V, 3.3V, and 2.5V
signals
-
3.3V or 2.5V output capability
-
Advanced 0.35 micron feature size CMOS
Fast FLASH technology
Advanced system features
-
In-system programmable
-
Superior pin-locking and routability with
Fast CONNECT II switch matrix
-
Extra wide 54-input Function Blocks
-
Up to 90 product-terms per macrocell with
individual product-term allocation
-
Local clock inversion with three global and one
product-term clocks
-
Individual output enable per output pin
-
Input hysteresis on all user and boundary-scan pin
inputs
-
Bus-hold circuitry on all user pin inputs
-
Full IEEE Standard 1149.1 boundary-scan (JTAG)
Fast concurrent programming
Slew rate control on individual outputs
Enhanced data security features
Excellent quality and reliability
-
Endurance exceeding 10,000 program/erase
cycles
-
20 year data retention
-
ESD protection exceeding 2,000V
Pin-compatible with 5V-core XC9572 device in the
44-pin PLCC package and the 100-pin TQFP package
WARNING: Programming temperature range of
TA = 0° C to +70° C
Description
The XC9572XL is a 3.3V CPLD targeted for high-perfor-
mance, low-voltage applications in leading-edge communi-
cations and computing systems. It is comprised of four
54V18 Function Blocks, providing 1,600 usable gates with
propagation delays of 5 ns. See Figure 2 for overview.
Power Estimation
Power dissipation in CPLDs can vary substantially depend-
ing on the system frequency, design application and output
loading. To help reduce power dissipation, each macrocell
in a XC9500XL device may be configured for low-power
mode (from the default high-performance mode). In addi-
tion, unused product-terms and macrocells are automati-
cally deactivated by the software to further conserve power.
For a general estimate of ICC, the following equation may be
used:
ICC(mA) = MCHS(0.175*PTHS + 0.345) + MCLP(0.052*PTLP
+ 0.272) + 0.04 * MCTOG(MCHS +MCLP)* f
where:
MCHS = # macrocells in high-speed configuration
PTHS = average number of high-speed product terms
per macrocell
MCLP = # macrocells in low power configuration
PTLP = average number of low power product terms per
macrocell
f = maximum clock frequency
MCTOG = average % of flip-flops toggling per clock
(~12%)
This calculation was derived from laboratory measurements
of an XC9500XL part filled with 16-bit counters and allowing
a single output (the LSB) to be enabled. The actual ICC
value varies with the design application and should be veri-
fied during normal system operation. Figure 1 shows the
above estimation in a graphical form. For a more detailed
discussion of power consumption in this device, see Xilinx
0
XC9572XL High Performance
CPLD
DS057 (v2.0) April 3, 2007
00
Product Specification
R
相关PDF资料 |
PDF描述 |
|---|---|
| XC9572XL-10CSG48I | High Performance CPLD |
| XC9572XL-10PCG44C | High Performance CPLD |
| XC9572XL-10PCG44I | High Performance CPLD |
| XC9572XL-10TQG100C | High Performance CPLD |
| XC9572XL-10TQG100I | High Performance CPLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC9572XL-10CSG48I | 功能描述:IC CPLD 72MCELL 10NS 48-CSBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:XC9500XL 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XC9572XL-10PC44 | 制造商:XILINX 制造商全称:XILINX 功能描述:XC9572XL High Performance CPLD |
| XC9572XL-10PC44C | 功能描述:IC CPLD 72 MCELL C-TEMP 44-PLCC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:XC9500XL 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XC9572XL-10PC44I | 功能描述:IC CPLD 72 MCELL I-TEMP 44-PLCC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:XC9500XL 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XC9572XL-10PCG44C | 功能描述:IC CPLD 72 MCELL C-TEMP 44-PLCC RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:XC9500XL 标准包装:90 系列:ispMACH® 4A 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.5ns 电压电源 - 内部:4.75 V ~ 5.25 V 逻辑元件/逻辑块数目:- 宏单元数:64 门数:- 输入/输出数:48 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:100-LQFP 供应商设备封装:100-TQFP（14x14） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。