- 您现在的位置：买卖IC网 > PDF目录19541 > XCR3032XL-5PC44C (Xilinx Inc)IC ISP CPLD 32 MCELL3.3V 44-PLCC PDF资料下载
参数资料
| 型号： | XCR3032XL-5PC44C |
| 厂商： | Xilinx Inc |
| 文件页数： | 10/12页 |
| 文件大小： | 0K |
| 描述： | IC ISP CPLD 32 MCELL3.3V 44-PLCC |
| 产品变化通告： | Product Discontinuation Notice 28/July/2008 |
| 标准包装： | 26 |
| 系列： | CoolRunner XPLA3 |
| 可编程类型： | 系统内可编程（最少 1K 次编程/擦除循环） |
| 最大延迟时间 tpd(1)： | 4.5ns |
| 电压电源 - 内部： | 3 V ~ 3.6 V |
| 逻辑元件/逻辑块数目： | 2 |
| 宏单元数： | 32 |
| 门数： | 750 |
| 输入/输出数： | 36 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC（16.59x16.59） |
| 包装： | 管件 |
CoolRunner XPLA3 CPLD
DS012 (v2.5) May 26, 2009
Product Specification
R
JTAG Testing Capability
JTAG is the commonly used acronym for the Boundary
Scan Test (BST) feature defined for integrated circuits by
IEEE Standard 1149.1. This standard defines input/output
pins, logic control functions, and commands that facilitate
both board and device level testing without the use of spe-
cialized test equipment. CoolRunner XPLA3 devices use
the JTAG Interface for In-System Programming/Reprogram-
ming. The JTAG command set is implemented as described
in Table 4.
As implemented in CoolRunner XPLA3 CPLDs, the JTAG
Port includes four of the five pins (refer to Table 5) described
in the JTAG specification: TCK, TMS, TDI, and TDO. The
fifth signal defined by the JTAG specification is TRST (Test
Reset). TRST is considered an optional signal, since it is
not actually required to perform BST or ISP. The CoolRun-
ner XPLA3 CPLD saves an I/O pin for general purpose use
by not implementing the optional TRST signal in the JTAG
interface. Instead, the CoolRunner XPLA3 CPLD supports
the test reset functionality through the use of its power-up
reset circuit.
Port Enable Pin
The Port Enable pin is used to reclaim TMS, TDO, TDI, and
TCK for JTAG ISP programming if the user has defined
these pins as general purpose I/O during device program-
ming. For ease of use, CoolRunner XPLA3 devices are
shipped with the JTAG port pins enabled. The Port Enable
pin must be a low logic level during the power-up sequence
for the device to operate properly.
During device programming, the JTAG ISP pins can be left
as is or reconfigured as user specific I/O pins. If the JTAG
ISP pins have been used for I/O pins, simply applying a high
logic level to the Port Enable pin converts the JTAG ISP pins
back to their respective programming function and the
device can be reprogrammed via ISP. After completing the
desired JTAG ISP programming function, simply return Port
Enable to Ground to re-establish the JTAG ISP pins to their
respective I/O function. Reconfiguring the JTAG port pins as
I/Os makes these pins non-JTAG ISP functional until
reclaimed by port enable.
If the JTAG pins are not required as I/O, port enable should
be permanently tied to GND. Pins associated with the JTAG
port have internal weak pull ups enabled to terminate the
pins. However, in noisy environments, external 10K pull ups
are recommended.
The CoolRunner XPLA3 family allows the macrocells asso-
ciated with these pins to be used as buried logic when the
JTAG/ISP function is enabled.
Figure 8: XPLA3 Timing Model
TIN
TF
TOUT
TEN
TSLEW
TLOGI1,2
TPTCK
DLT
Q
CE
S/R
TLOGI3
TFIN
TGCK
TUDA
DS017_02_031802
相关PDF资料 |
PDF描述 |
|---|---|
| TC650ACVUATR | IC TEMP SNSR/DC FAN CNTRLR 8MSOP |
| TC650BEVUATR | IC TEMP SNSR/DC FAN CNTRLR 8MSOP |
| XCR3032XL-10PC44I | IC CPLD 3.3V ZERO PWR 44-PLCC |
| EPM7064QC100-15 | IC MAX 7000 CPLD 64 100-PQFP |
| TC650CGVUATR | IC TEMP SNSR/DC FAN CNTRLR 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCR3032XL-5PC44I | 制造商:XILINX 制造商全称:XILINX 功能描述:XCR3032XL 32 Macrocell CPLD |
| XCR3032XL-5VQ44C | 功能描述:IC ISP CPLD 32 MCELL3.3V 44-VQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:CoolRunner XPLA3 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| XCR3032XL-5VQ44I | 制造商:XILINX 制造商全称:XILINX 功能描述:XCR3032XL 32 Macrocell CPLD |
| XCR3032XL-5VQG44C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 750 GATES 32 MCRCLLS 200MHZ 0.35UM 3.3 - Trays 制造商:Xilinx 功能描述:XLXXCR3032XL-5VQG44C IC SYSTEM GATE |
| XCR3032XL-7 | 制造商:XILINX 制造商全称:XILINX 功能描述:XCR3032XL 32 Macrocell CPLD |
发布紧急采购，3分钟左右您将得到回复。