参数资料
| 型号： | XCS05XL-5PC84C |
| 厂商： | Xilinx Inc |
| 文件页数： | 1/83页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 3.3V C-TEMP 84-PLCC |
| 标准包装： | 60 |
| 系列： | Spartan®-XL |
| LAB/CLB数： | 100 |
| 逻辑元件/单元数： | 238 |
| RAM 位总计： | 3200 |
| 输入/输出数： | 61 |
| 门数： | 5000 |
| 电源电压： | 3 V ~ 3.6 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 84-LCC（J 形引线） |
| 供应商设备封装： | 84-PLCC |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
DS060 (v2.0) March 1, 2013
1
Product Specification
1998-2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
Product Obsolete/Under Obsolescence
Introduction
The Spartan and the Spartan-XL FPGA families are a
high-volume production FPGA solution that delivers all the
key requirements for ASIC replacement up to 40,000 gates.
These requirements include high performance, on-chip
RAM, core solutions and prices that, in high volume,
approach and in many cases are equivalent to mask pro-
grammed ASIC devices.
By streamlining the Spartan series feature set, leveraging
advanced process technologies and focusing on total cost
management, the Spartan series delivers the key features
required by ASIC and other high-volume logic users while
avoiding the initial cost, long development cycles and inher-
ent risk of conventional ASICs. The Spartan and Spar-
tan-XL families in the Spartan series have ten members, as
shown in Table 1.
Spartan/Spartan-XL FPGA Features
Note: The Spartan series devices described in this data
sheet include the 5V Spartan family and the 3.3V
Spartan-XL family. See the separate data sheets for more
advanced members for the Spartan Series.
First ASIC replacement FPGA for high-volume
production with on-chip RAM
Density up to 1862 logic cells or 40,000 system gates
Streamlined feature set based on XC4000 architecture
System performance beyond 80 MHz
Broad set of AllianceCORE and LogiCORE
predefined solutions available
Unlimited reprogrammability
Low cost
System level features
-
Available in both 5V and 3.3V versions
-
On-chip SelectRAM memory
-
Fully PCI compliant
-
Full readback capability for program verification
and internal node observability
-
Dedicated high-speed carry logic
-
Internal 3-state bus capability
-
Eight global low-skew clock or signal networks
-
IEEE 1149.1-compatible Boundary Scan logic
-
Low cost plastic packages available in all densities
-
Footprint compatibility in common packages
Fully supported by powerful Xilinx ISE Classics
development system
-
Fully automatic mapping, placement and routing
Additional Spartan-XL Family Features
3.3V supply for low power with 5V tolerant I/Os
Power down input
Higher performance
Faster carry logic
More flexible high-speed clock network
Latch capability in Configurable Logic Blocks
Input fast capture latch
Optional MUX or 2-input function generator on outputs
12 mA or 24 mA output drive
5V and 3.3V PCI compliant
Enhanced Boundary Scan
Express Mode configuration
0
Spartan and Spartan-XL FPGA
Families Data Sheet
DS060 (v2.0) March 1, 2013
00
Product Specification
R
Table 1: Spartan and Spartan-XL Field Programmable Gate Arrays
Device
Logic
Cells
Max
System
Gates
Typical
Gate Range
(Logic and RAM)(1)
CLB
Matrix
Total
CLBs
No. of
Flip-flops
Max.
Avail.
User I/O
Total
Distributed
RAM Bits
XCS05 and XCS05XL
238
5,000
2,000-5,000
10 x 10
100
360
77
3,200
XCS10 and XCS10XL
466
10,000
3,000-10,000
14 x 14
196
616
112
6,272
XCS20 and XCS20XL
950
20,000
7,000-20,000
20 x 20
400
1,120
160
12,800
XCS30 and XCS30XL
1368
30,000
10,000-30,000
24 x 24
576
1,536
192
18,432
XCS40 and XCS40XL
1862
40,000
13,000-40,000
28 x 28
784
2,016
205(2)
25,088
Notes:
1.
Max values of Typical Gate Range include 20-30% of CLBs used as RAM.
2.
XCS40XL provided 224 max I/O in CS280 package discontinued by PDN2004-01.
相关PDF资料 |
PDF描述 |
|---|---|
| 65801-032LF | CLINCHER RECEPTACLE ASSY TIN |
| IDT71V321S55TF8 | IC SRAM 16KBIT 55NS 64STQFP |
| IDT71321SA55TF8 | IC SRAM 16KBIT 55NS 64STQFP |
| IDT7140SA35PF8 | IC SRAM 8KBIT 35NS 64TQFP |
| IDT7130SA35PF8 | IC SRAM 8KBIT 35NS 64TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XCS05XL-5PC84I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-5PQ100C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-5PQ100I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-5PQ144C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-5PQ144I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
发布紧急采购，3分钟左右您将得到回复。