参数资料
型号: XCS20XL-4VQ100I
厂商: Xilinx Inc
文件页数: 49/83页
文件大小: 0K
描述: IC FPGA 3.3V ITEMP HP 100VQFP
产品变化通告: Product Discontinuation 26/Oct/2011
标准包装: 90
系列: Spartan®-XL
LAB/CLB数: 400
逻辑元件/单元数: 950
RAM 位总计: 12800
输入/输出数: 77
门数: 20000
电源电压: 3 V ~ 3.6 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 100-TQFP
供应商设备封装: 100-VQFP(14x14)
Spartan and Spartan-XL FPGA Families Data Sheet
DS060 (v2.0) March 1, 2013
53
Product Specification
R
Product Obsolete/Under Obsolescence
Spartan-XL Family DC Characteristics Over Operating Conditions
Supply Current Requirements During Power-On
Spartan-XL FPGAs require that a minimum supply current
ICCPO be provided to the VCC lines for a successful power
on. If more current is available, the FPGA can consume
more than ICCPO min., though this cannot adversely affect
reliability.
A maximum limit for ICCPO is not specified. Be careful when
using foldback/crowbar supplies and fuses. It is possible to
control the magnitude of ICCPO by limiting the supply current
available to the FPGA. A current limit below the trip level will
avoid inadvertently activating over-current protection cir-
cuits.
Symbol
Description
Min
Typ.
Max
Units
VOH
High-level output voltage @ IOH = –4.0 mA, VCC min (LVTTL)
2.4
-
V
High-level output voltage @ IOH = –500 μA, (LVCMOS)
90% VCC
--
V
VOL
Low-level output voltage @ IOL = 12.0 mA, VCC min (LVTTL)(1)
--
0.4
V
Low-level output voltage @ IOL = 24.0 mA, VCC min (LVTTL)(2)
--
0.4
V
Low-level output voltage @ IOL = 1500 μA, (LVCMOS)
-
10% VCC
V
VDR
Data retention supply voltage (below which configuration data
may be lost)
2.5
-
V
ICCO
Quiescent FPGA supply current(3,4)
Commercial
-
0.1
2.5
mA
Industrial
-
0.1
5
mA
ICCPD
Power Down FPGA supply current(3,5)
Commercial
-
0.1
2.5
mA
Industrial
-
0.1
5
mA
IL
Input or output leakage current
–10
-
10
μA
CIN
Input capacitance (sample tested)
-
10
pF
IRPU
Pad pull-up (when selected) @ VIN = 0V (sample tested)
0.02
-
0.25
mA
IRPD
Pad pull-down (when selected) @ VIN = 3.3V (sample tested)
0.02
-
mA
Notes:
1.
With up to 64 pins simultaneously sinking 12 mA (default mode).
2.
With up to 64 pins simultaneously sinking 24 mA (with 24 mA option selected).
3.
With 5V tolerance not selected, no internal oscillators, and the FPGA configured with the Tie option.
4.
With no output current loads, no active input resistors, and all package pins at VCC or GND.
5.
With PWRDWN active.
Symbol
Description
Min
Max
Units
ICCPO
Total VCC supply current required during power-on
100
-
mA
TCCPO
VCC ramp time(2,3)
-50
ms
Notes:
1.
The ICCPO requirement applies for a brief time (commonly only a few milliseconds) when VCC ramps from 0 to 3.3V.
2.
The ramp time is measured from GND to VCC max on a fully loaded board.
3.
VCC must not dip in the negative direction during power on.
相关PDF资料
PDF描述
IDT7130LA55PDGI IC SRAM 8KBIT 55NS 48DIP
FMC30DRXI-S734 CONN EDGECARD 60POS DIP .100 SLD
AMC49DREI CONN EDGECARD 98POS .100 EYELET
AMM44DSEN-S13 CONN EDGECARD 88POS .156 EXTEND
IDT71V25761S166BGI IC SRAM 4MBIT 166MHZ 119BGA
相关代理商/技术参数
参数描述
XCS20XL-4VQ144C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-4VQ144I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-4VQ208C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-4VQ208I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-4VQ240C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays